

O-RAN WG7

Hardware Reference Design Specification for Indoor Picocell (FR1) with Split Architecture Option 8

This is a re-published version of the attached final specification.

For this re-published version, the prior versions of the IPR Policy will apply, except that the previous requirement for Adopters (as defined in the earlier IPR Policy) to agree to an O-RAN Adopter License Agreement to access and use Final Specifications shall no longer apply or be required for these Final Specifications after 1st July 2022.

The copying or incorporation into any other work of part or all of the material available in this specification in any form without the prior written permission of O-RAN ALLIANCE e.V. is prohibited, save that you may print or download extracts of the material on this site for your personal use, or copy the material on this site for the purpose of sending to individual third parties for their information provided that you acknowledge O-RAN ALLIANCE as the source of the material and that you inform the third party that these conditions apply to them and that they must comply with them.



ORAN.WG7.IPC-HRD-Opt8.0-v03.00 Technical Specification

O-RAN WG7

Hardware Reference Design Specification for Indoor Picocell (FR1) with Split Architecture Option 8

Copyright © 2021 by O-RAN ALLIANCE e.V.

By using, accessing or downloading any part of this O-RAN specification document, including by copying, saving, distributing, displaying or preparing derivatives of, you agree to be and are bound to the terms of the O-RAN Adopter License Agreement contained in the Annex ZZZ of this specification. All other rights reserved.

O-RAN ALLIANCE e.V. Buschkauler Weg 27, 53347 Alfter, Germany Register of Associations, Bonn VR 11238 VAT ID DE321720189



1 Revision History

Date	Revision	Author	Description
07/12/2021	v03.00	WG7	Final Published Version

2

^{© 2021} O-RAN Alliance All Rights Reserved



1 Contents

2	Revision	History	.2
3	Chapter 1	Introductory Material	.8
4	1.1	Scope	. 8
5	1.2	References	. 8
6	1.3	Definitions and Abbreviations	. 9
7	1.3.1	Definitions	. 9
8	1.3.2	Abbreviations	. 9
9	Chapter 2	Hardware Reference Design 1	13
10	2.1	O-CU Hardware Reference Design	13
11	2.2	O-DU ₈ Hardware Reference Design	13
12	2.2.1	O-DU ₈ High-Level Functional Block Diagram	13
13	2.2.2	O-DU ₈ Hardware Design Description	14
14	2.2.3	O-DU ₈ Hardware Components	15
15	2.2.3.1	Digital Processing Unit	15
16	2.2.3.2	Hardware Accelerator	16
17	2.2.3.2.1	Accelerator Design Solution 1	16
18	2.2.3.2.2	Accelerator Design Solution 2	20
19	2.2.3.2.3	Accelerator Design Solution 3	23
20	2.2.3.2.4	Accelerator Design Solution 4	26
21	2.2.3.3	Baseboard Management Controller	27
22	2.2.4	Synchronization and Timing	27
23	2.2.4.1	Synchronization and Timing Design 1	27
24	2.2.4.2	Synchronization and Timing Design 2	28
25	2.2.5	External Interface Ports	29
26	2.2.6	O-DU ₈ Firmware	30



ORAN.WG7.IPC-HRD-Opt8.0-v03.00

1	2.2.7	Mechanical	51
2	2.2.8	Power Unit	32
3	2.2.9	Thermal	\$4
4	2.2.10	Environmental and Regulations	\$4
5	2.3	O-RU ₈ Hardware Reference Design	\$5
6	2.3.1	O-RU ₈ High-Level Functional Block Diagram	\$5
7	2.3.2	O-RU ₈ Hardware Components	\$5
8	2.3.2.1	Digital Processing Unit	57
9	2.3.2.2	RF Processing Unit	0
10	2.3.2.2.1	Transceiver Reference Design 4	10
11	2.3.2.2.2	Power Amplifier (PA) Reference Design 4	6
12	2.3.2.2.3	Low Noise Amplifier (LNA) Reference Design4	8
13	2.3.2.2.4	RF Switch Reference Design	;0
14	2.3.2.2.5	Antenna Reference Design5	;3
15	2.3.3	Synchronization and Timing5	;3
16	2.3.4	External Interface Ports5	;8
17	2.3.5	Mechanical	;9
18	2.3.6	Power Unit	50
19	2.3.7	Thermal ϵ	51
20	2.3.7.1	Environmental and Regulations	51
21	2.4	FHGW ₈ Hardware Reference Design	52
22	2.5	FHGW ₈ High-Level Functional Block Diagram6	52
23	2.6	FHGW ₈ Hardware Components6	53
24	2.6.1	Digital Processing Unit	53
25	2.6.2	Synchronization and Timing	55
26	2.6.3	External Interface Ports6	66
27	2.6.4	Mechanical	58



1	2.6.5	Power	
2	2.6.6	Thermal	
3	2.6.7	Environmental and Regulations	
4	Annex 1	Parts Reference List	70
5	Annex 2	CPRI specification reference designErro	or! Bookmark not defined.
6	Annex 3	Option 8 CPRI spec reference design – Management plane	
7	Annex ZZZ	Z O-RAN Adopter License Agreement	179
8	Section 1: D	DEFINITIONS	
9	Section 2: C	OPYRIGHT LICENSE	
10	Section 3: F	RAND LICENSE	
11	Section 4: T	ERM AND TERMINATION	
12	Section 5: C	ONFIDENTIALITY	
13	Section 6: If	NDEMNIFICATION	
14	Section 7: L	IMITATIONS ON LIABILITY; NO WARRANTY	
15	Section 8: A	SSIGNMENT	
16	Section 9: T	HIRD-PARTY BENEFICIARY RIGHTS	
17	Section 10:	BINDING ON AFFILIATES	
18	Section 11:	GENERAL	

20 Tables

21	Table 2-1: The Processor Feature List	.15
22	Table 2-2: The Memory Channel Feature List	.15
23	Table 2-3: Accelerator Hardware Component List	.17
24	Table 2-4: Accelerator Hardware Feature List	.23
25	Table 2-5: Accelerator Firmware Feature List	.24
26	Table 2-6: Accelerator Hardware Feature List	.26
27	Table 2-7: Accelerator Firmware Feature List	.26
28	Table 2-8: External Port List	.29
29	Table 2-9: Power supply unit feature list	.34



1	Table 2-10: Environmental Features	34
2	Table 2-11: Resource requirement for 2T2R O-RU8	
3	Table 2-12: Resource requirement for 4T4R O-RU ₈	
4	Table 2-13: Interface requirements of the Transceiver	40
5	Table 2-14: Payload with DPD in Digital Device (GBPS Rx/Tx)	41
6	Table 2-15: Payload with DPD in Transceiver (GBPS Rx/Tx)	41
7	Table 2-16: RF specifications in Transceiver	42
8	Table 2-17: PA Requirements	46
9	Table 2-18: Interface requirements of the transmit PA	47
10	Table 2-19: One stage LNA Requirements	48
11	Table 2-20: Two stage LNA Requirements	
12	Table 2-21: Interface requirements of the RF switch	
13	Table 2-22: RF Switch Requirements	51
14	Table 2-23: Antenna Requirements	53
15	Table 2-24: Interface requirements of the clocking	55
16	Table 2-25: Clocking RF requirements	55
17	Table 2-26: External Port List	
18	Table 2-27: Power unit requirement for 2T2R and 4T4R O-RU ₈	60
19	Table 2-28: Power unit function	60
20	Table 2-29: Environmental Features.	61
21	Table 2-30: Interface requirements of the FPGA	63
22	Table 2-31: FPGA Resource usage for FHGW ₈	64
23	Table 2-32: Requirements of the PLL device	65
24	Table 2-33: External Port List	66
25	Table 2-34: Requirements of the power unit	68

Figures

26

28	Figure 2-1: O-DU ₈ Functional Block Diagram	14
29	Figure 2-2: O-DU ₈ Hardware Block Diagram	15
30	Figure 2-3: Example 2-chip FPGA-based Hardware Acceleration in O-DU ₈	19
31	Figure 2-4: Example of 1-chip FPGA-based Hardware Acceleration in O-DU ₈	20
32	Figure 2-5: Example of Accelerator Design	22
33	Figure 2-6: Accelerator Design 1 without optional NIC Device	25
34	Figure 2-7: Accelerator Design 1 with optional NIC Device	25
35	Figure 2-8: Structured ASIC Accelerator Design	26
36	Figure 2-9: Structured ASIC Accelerator Design	27
37	Figure 2-10: O-DU ₈ Timing Synchronization	28
38	Figure 2-11: HW Acceleration Board Timing and Synchronization	29
39	Figure 2-12: External interfaces reference design	30



ORAN.WG7.IPC-HRD-Opt8.0-v03.00

1	Figure 2-13: Mother Board Layout Diagram	
2	Figure 2-14: Chassis Mechanical Diagram	
3	Figure 2-15: High-Level Functional Block Diagram	
4	Figure 2-16: 2T2R General Block Diagram with TR switch	
5	Figure 2-17: 4T4R General Block Diagram with TR switch	
6	Figure 2-18: Power estimation for 2T2R O-RU ₈	
7	Figure 2-19: Power estimation for 4T4R O-RU ₈	
8	Figure 2-20: FPGA Reference Design Diagram	
9	Figure 2-21: Transceiver Reference Design Diagram (Optional elements are highlighted in Grey)	45
10	Figure 2-22: PA Reference Design Diagram	47
11	Figure 2-23: One Stage LNA Diagram	49
12	Figure 2-24: Two-Stage LNA Diagram	
13	Figure 2-25: RF Switch Reference Design Diagram	
14	Figure 2-26: Whip Antenna	53
15	Figure 2-27: PLL Reference Design Diagram	
16	Figure 2-28: SFP+ case and connector	
17	Figure 2-29: RJ45 interface	59
18	Figure 2-30: O-RU ₈ Shell Mechanical Diagram	59
19	Figure 2-31: POE Reference Design Diagram	61
20	Figure 2-32: FHM ₈ General Block Diagram	
21	Figure 2-33: FHM ₈ Digital Processing Block Diagram	64
22	Figure 2-34: CLK reference design for FHM8	65
23	Figure 2-35: SFP+ case and connector	
24	Figure 2-36: RJ45 interface	67
25	Figure 2-37: AC power interface	67
26	Figure 2-38: Shell Mechanical Diagram	68
27		



1 Chapter 1 Introductory Material

2 **1.1 Scope**

3 This Technical Specification has been produced by the O-RAN.org.

The contents of the present document are subject to continuing work within O-RAN WG7 and may change following
formal O-RAN approval. Should the O-RAN.org modify the contents of the present document, it will be re-released by
O-RAN Alliance with an identifying change of release date and an increase in version number as follows:

- Release x.y.z
- 8 where:

7

9

10

11

12

13

14

20

- x the first digit is incremented for all changes of substance, i.e. technical enhancements, corrections, updates, etc. (the initial approved document will have x=01).
- y the second digit is incremented when editorial only changes have been incorporated in the document.
- z the third digit included only in working versions of the document indicating incremental changes during the editing process. This variable is for internal WG7 use only.
- 15 The present document specifies system requirements and high-level architecture for the FR1 Picocell Indoor 16 deployment scenario as specified in the Deployment Scenarios and Base Station Classes document [1].
- In the main body of this specification (in any "chapter") the information contained therein is informative, unless explicitly described as normative. Information contained in an "Annex" to this specification is always informative unless otherwise marked as normative.

1.2 References

- The following documents contain provisions which, through reference in this text, constitute provisions of the present document.
- [1] ORAN-WG7.DSC.0-V01.00 Technical Specification, 'Deployment Scenarios and Base Station Classes for White
 Box Hardware'. <u>https://www.o-ran.org/specifications</u>
- 25 [2] 3GPP TR 21.905: "Vocabulary for 3GPP Specifications".
- [3] 3GPP TR 38.104: "NR; Base Station (BS) radio transmission and reception".
 http://www.3gpp.org/ftp//Specs/archive/38_series/38.104/38104-g10.zip
- [4] ORAN-WG4.CUS.0-v03.00 Technical Specification, 'O-RAN Fronthaul Working Group Control, User and
 Synchronization Plane Specification'. <u>https://www.o-ran.org/specifications</u>
- 30 [5] 3GPP TS 38.113:"NR: Base Station (BS) Electromagnetic Compatibility (EMC)".
 31 <u>http://www.3gpp.org/ftp//Specs/archive/38_series/38.113/38113-f80.zip</u>
- [6] ORAN-WG7. IPC. HAR-v01.00 Technical Specification, 'Indoor Pico Cell Hardware Architecture and
 Requirement Specification'. <u>https://www.o-ran.org/specifications.</u>



[7] ORAN.WG7. IPC-HRD-Opt7-2.0-v03.00 Technical Specification, 'Indoor Pico Cell BS Hardware Reference
 Design Specifications with Fronthaul Split Option 7-2 and FR1'. <u>https://www.o-ran.org/specifications</u>

4 1.3 Definitions and Abbreviations

5 1.3.1 Definitions

3

For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [1] and the following
apply. A term defined in the present document takes precedence over the definition of the same term, if any, in 3GPP
TR 21.905 [2]. For the base station classes of Pico, Micro and Macro, the definitions are given in 3GPP TR 38.104 [3].

9 **Carrier Frequency:** Center frequency of the cell.

10 **F1 interface:** The open interface between O-CU and O-DU₈ as defined by 3GPP TS 38.473 between CU and DU.

11 **Integrated architecture:** In the integrated architecture, the O-RU and O-DU_x are implemented on one platform. Each 12 O-RU and RF front end is associated with one O-DU₈. They are then aggregated to O-CU and connected by F1 13 interface.

- 14 **Split architecture:** The $O-RU_x$ and $O-DU_x$ are physically separated from one another in this architecture. A switch 15 may aggregate multiple $O-RU_x$ s to one $O-DU_x$. $O-DU_x$ switch and $O-RU_x$ s are connected by the fronthaul interface as 16 defined in WG4.
- Transmission Reception Point (TRxP): Antenna array with one or more antenna elements available to the network
 located at a specific geographical location for a specific area.

19 1.3.2 Abbreviations

For the purposes of the present document, the abbreviations given in [2] and the following apply. An abbreviation defined in the present document takes precedence over the definition of the same abbreviation, if any, as in [2].

22	7-2	Fronthaul interface split option as defined by O-RAN WG4, also referred to as 7-2x
23	3GPP	Third Generation Partnership Project
24	5G	Fifth-Generation Mobile Communications
25	5GC	5G Core
26	ACS	Adjacent Channel Selectivity
27	ADC	Analog to Digital Converter
28	ASIC	Application Specific Integrated Circuit
29	ATA	Advanced Technology Attachment
30	BBDEV	Baseband Device
31	BH	Backhaul
32	BMC	Baseboard Management Controller
33	BPSK	Binary Phase Shift Keying
34	BS	Base Station

Copyright © 2021 O-RAN ALLIANCE e.V.

Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ





1	CISPR	International Special Committee on Radio Interference
2	CFR	Crest Factor Reduction
3	CU	Centralized Unit as defined by 3GPP
4	COM	Cluster Communication
5	CPRI	Common Public Radio Interface
6	CPU	Central Processing Unit
7	CRC	Cyclic Redundancy Check
8	DAC	Digital to Analog Converter
9	DDC	Digital Down Conversion
10	DDR	Double Data Rate
11	DIMM	Dual-Inline-Memory-Modules
12	DL	Downlink
13	DPD	Digital Pre-Distortion
14	DPDK	Data Plane Development Kit
15	DSP	Digital Signal Processor
16	DU	Distributed Unit as defined by 3GPP
17	DUC	Digital Up Conversion
18	ECC	Error Correcting Code
19	eCPRI	evolved Common Public Radio Interface
20	EMC	Electro Magnetic Compatibility
21	EVM	Error Vector Magnitude
22	FCC	Federal Communications Commission
23	FEC	Forward Error Correction
24	FFT	Fast Fourier Transform
25	FH	Fronthaul
26	FHGW	Fronthaul Gateway
27	FHM _x	Fronthaul Multiplexer with no FH protocol translation, supporting an O-DU _x with split option x
28		and an O-RU _x with split option x, with currently available options $6 \rightarrow 6$, 7-2 \rightarrow 7-2 and $8 \rightarrow 8$
29	$FHGW_{x \rightarrow y}$	Fronthaul Gateway that can translate fronthaul protocol from an $O-DU_x$ with split option x to an
30		O-RU _y with split option y, with currently available option 7-2 \rightarrow 8.
31	FHHL	Full Height Half Length
32	FPGA	Field Programmable Gate Array
33	GbE	Gigabit Ethernet
34	GNSS	Global Navigation Satellite System
35	GPP	General Purpose Processor
36	GPS	Global Positioning System
37	HARQ	Hybrid Automatic Repeat request
38	HHHL	Half Height Half Length
39	IEEE	Institute of Electrical and Electronics Engineers
40	IFFT	Inverse Fast Fourier Transform
41	IMD	Inter Modulation Distortion
	Copyright © 2021	O-RAN ALLIANCE e.V. 10



1	I/O	Input/Output
2	JTAG	Joint Test Action Group
3	L1	Layer 1
4	LDPC	Low-Density Parity Codes
5	LRDIMM	Load-Reduced Dual In-line Memory Module
6	LTE	Long Term Evolution
7	LVDS	Low-Voltage Differential Signaling
8	MAC	Media Access Control
9	MCP	Multi-Chip Package
10	MH	Midhaul
11	MIG	Memory Interface Generator
12	MII	Media-Independent interface
13	MIMO	Multiple Input Multiple Output
14	MU-MIMO	Multiple User MIMO
15	NEBS	Network Equipment-Building System
16	NetConf	Network Configuration Protocol
17	NFV	Network Functions Virtualization
18	NIC	Network Interface Controller
19	NR	New Radio
20	O-CU	O-RAN Centralized Unit as defined by O-RAN
21	O-DU _x	A specific O-RAN Distributed Unit having fronthaul split option x where x may be 6, 7-2 (as
22		defined by WG4) or 8
23	O-RU _x	A specific O-RAN Radio Unit having fronthaul split option x, where x is 6, 7-2 (as defined by
24		WG4) or 8, and which is used in a configuration where the fronthaul interface is the same at the O-
25		DU _x
26	OCXO	Oven Controlled Crystal Oscillator
27	PCIe	Peripheral Component Interface Express
28	PDCP	Packet Data Convergence Protocol
29	PHY	Physical Layer
30	PMBus	Power Management Bus
31	POE	Power over Ethernet
32	PPS	Pulse Per Second
33	PRACH	Physical Random Access Channel
34	QAM	Quadrature Amplitude Modulation
35	QPSK	Quadrature Phase Shift Keying
36	QSFP	Quad Small Form-factor Pluggable
37	RAN	Radio Access Network
38	RDIMM	Registered Dual In-line Memory Module
39	RF	Radio Frequency
40	RoE	Radio over Ethernet
41	RU	Radio Unit as defined by 3GPP



1	RX	Receiver
2	SATA	Serial ATA
3	SDU	Service Data Unit
4	SFP	Small Form-factor Pluggable
5	SFP+	Small Form-factor Pluggable plus
6	SOC	System On Chip
7	SPI	Serial Peripheral Interface
8	SSD	Solid State Drive
9	TCXO	Temperature Compensate Crystal Oscillator
10	TDP	Thermal Design Power
10 11	TDP TR	Thermal Design Power Technical Report
		-
11	TR	Technical Report
11 12	TR TS	Technical Report Technical Specification
11 12 13	TR TS TX	Technical Report Technical Specification Transmitter
11 12 13 14	TR TS TX UL	Technical Report Technical Specification Transmitter Uplink



2 3

Chapter 2 Hardware Reference Design 1

This chapter describes a white box hardware reference design example for indoor Picocell deployment scenario. It includes O-CU, O-DU₈ O-RU₈, and FHM₈ for IPC deployment scenario.

4 2.1 O-CU Hardware Reference Design

The O-CU white box hardware is the platform that perform the O-CU function of upper l2 and l3. The hardware 5 6 systems specified in this document meet the computing, power and environmental requirements of use cases 7 configurations and feature sets of RAN physical node. These requirements are described in the hardware architecture and requirement specification [6] as well as in the use cases document [1]. The O-CU hardware includes the chassis 8 9 platform, mother board, peripheral devices and cooling devices. The mother board contains processing unit, memory, 10 the internal I/O interfaces, and external connection ports. The midhaul (MH) and backhaul (BH) interface are used to carry the traffic between O-CU and O-DU₈ as well as O-CU and core network. The other hardware functional 11 12 components include: the storage for software, hardware and system debugging interfaces, board management controller, just to name a few; the O-CU designer will make decision based on the specific needs of the implementation. 13

14 The HW reference design of O-CU is the same as $o-du_8$ except for the need of HW accelerator, thus detail design will 15 be described in $o-du_8$ section 2.2.

16 2.2 O-DU₈ Hardware Reference Design

17 The O-DU₈ white box hardware is the platform that performs the DU function of L1 and lower L2. The hardware systems specified in this document meet the computing, power and environmental requirements of use cases 18 19 configurations and feature sets of RAN physical node. These requirements are described in the early hardware 20 requirement specification as well as in the use cases document. The $O-DU_8$ hardware includes the chassis platform, 21 mother board, peripheral devices and cooling devices. The mother board contains processing unit, memory, the internal 22 I/O interfaces, and external connection ports. The fronthaul and backhaul interface are used to carry the traffic between 23 O-RU₈/FHM₈ and O-DU₈ as well as O-CU and O-DU₈. The O-DU₈ design may also provide an interface for hardware 24 accelerator if that option is preferred. The other hardware functional components include: the storage for software, 25 hardware and system debugging interfaces, board management controller, just to name a few; the O-DU₈ designer will 26 make decision based on the specific needs of the implementation.

27 Note that the O-DU₈ HW reference design is also feasible for O-CU and integrated O-CU/ O-DU₈.

28 2.2.1 O-DU₈ High-Level Functional Block Diagram

Figure 2-1 shows the major functional blocks of O-DU₈. The digital processing unit handles the baseband processing workload. To make the processing more efficient, an accelerator can be used to assist with the baseband workload processing. The memory devices include the random-access memory (RAM) for temporary storage of data while flash memory is used for codes and logs. The storage device is for persistent storage. The external network cards can be used



2

3

4

5

for fronthaul or backhaul connection. The baseboard management controller (BMC) is a microcontroller which monitors hardware operation on motherboard. The clock circuits provide digital processing unit with required clock signals.




Figure 2-1: O-DU₈ Functional Block Diagram.

6 2.2.2 O-DU₈ Hardware Design Description

Figure 2-2 describes the components and connections inside the $O-DU_8$ white box.






Figure 2-2: O-DU₈ Hardware Block Diagram

As described in the previous section, the O-DU₈ hardware can be implemented with difference design choices. Here, a system-on-a-chip (SoC) based design is presented as an example which processes most of the O-DU₈ workload. The accelerator can be used to perform some O-DU₈ workload functions based on the overall performance requirement. Several Ethernet controllers are used for front haul link, back haul link and remote console control connection. The other parts include: RAM, flash memory, and hard drive storage. The JTAG and USB ports are provided for hardware debug and local connection if needed. Figure 2-2 describes the components and connections of O-DU₈ hardware. Finally, BMC block is mainly responsible for monitoring the hardware status.

9 2.2.3 O-DU₈ Hardware Components

In this section, the details of the $O-DU_8$ hardware component's requirements, features and parameters are described. The components selection is based on the use case requirements which are listed in the hardware architecture and requirements document [6].

13 2.2.3.1 Digital Processing Unit

14 This example of the digital processing unit in $O-DU_8$ is based on the General Purpose Processor (GPP).

a. Digital Processing Unit Requirement

- 16 The GPP requirements are listed in the following table.
- 17

15

1

Table 2-1: The	Processor	Feature List
----------------	-----------	--------------

Item Name	Description
# of Cores	16
# of Threads	32
Base Frequency	2.20 GHz
Max Turbo Frequency	3.00 GHz
Cache	22 MB
Thermal Design Power (TDP)	100W
Max Memory Size (dependent on memory type)	512 GB
Memory Types	DDR4
Max # of Memory Channels	4

18 19

20

- The interface specifications on the main board are as follows:
- **Memory Channel Interfaces:** The system memory capacity, type and related information are described in the following table.
- 21 22

23

Tabla 2_2. Tha	Momory Cl	hannel Feature L	ict
1 auto 2-2. 1 no		iannei reature L	151

Item Name	Description
Memory Types	DDR4
# of Memory Channels	4
ECC LRDIMM	Up to 512GB
ECC RDIMM	Up to 256GB
Memory Speed	2666/2400/2133MHz

Copyright © 2021 O-RAN ALLIANCE e.V.



2

3

4

5 6

7

8

9

10

11

12

13

26

33

34

35

37

38

DIMM Sizes	128GB, 64GB, 32GB, 16GB
Memory Voltage	1.2 V

PCIe: PCIe Gen 3 should be supported by the processor. There are total of 32 PCIe lanes with 128 Gb/s bandwidth. The 32 PCIe lanes can be divided into two x16 slots by using a riser card.

Ethernet: The system should be capable to offer aggregated 48 Gb/s Ethernet bandwidth. The breakout the ports are discussed in later section. When higher Ethernet bandwidth required, an Ethernet card can be installed in one of the PCIe slot.

b. Digital Processing Unit Design

The digital processing unit is a SoC device which is a 64-bit multi-core server class processor. This SoC includes an integrated Platform Controller Hub (PCH), integrated high-speed I/O, Integrated Memory Controllers (IMC), and four integrated 10 Gigabit Ethernet ports.

The SOC supports 512-bit wide vector processing instruction set. It also supports hardware virtualization to enable dynamic provisioning of services as communication service providers extend network functions virtualization (NFV). Figure 2-2 shows the major functional blocks of the digital processing unit.

14 2.2.3.2 Hardware Accelerator

Hardware accelerators can be used in $O-DU_8$ to offload computationally intensive functions and to optimize the performance under varying traffic and loading conditions. The acceleration functional requirements and implementation are system designer's choice; however, the $O-DU_8$ shall meet the minimum system performance requirements under various loading and deployment conditions. In most cases, a Field Programmable Gate Array (FPGA) or Application Specific Integrated Circuit (ASIC) based PCIe card can be used to optimize the system performance. The FPGA(s) are part of a Network Interface Controller (NIC) that further provides connectivity services.

21 2.2.3.2.1 Accelerator Design Solution 1

The O-DU₈ system is typically implemented using a multi-core processor and one or more hardware accelerators. Parts of O-DU₈ protocol stack can be implemented in software running on the multi-core processors, some of the computationally intensive L1 and L2 functions are offloaded to FPGA-based or similar hardware accelerators. This is a programmable hardware, which provides both flexibility and high computing capabilities.

a. Accelerator Requirements

The accelerator unit comprises one or more FPGAs (e.g., two FPGAs), sufficient amount of DDR4 memory, and synchronization circuitry where one of FPGAs is used for L1 functional offload and the other one is used to perform fronthaul connectivity functions/protocols. The FPGA for L1 offload uses dedicated cores for channel encoding/decoding as well as FPGA and processing resources for running L1 functions such as but not limited to rate matching and de-matching, interleaving and scrambling, demodulation and HARQ buffer management as well as OFDM modulation/demodulation and channel estimation.

- Key features of the FPGA-based accelerator include:
 - 2X10/25G CPRI or RoE fronthaul interface
 - Built-in SyncE/IEEE1588v2 synchronization + external reference timing
- 36 L1 offloading options
 - LDPC encoding and decoding
 - Polar encoding and decoding



- HARQ management with on board DDR memory (including DDR controller and interfaces)
- Other L1 offloading candidates include PRACH detection, MIMO encoding and decoding, channel estimation
- Partial or full L1 functions can be offloaded. It is recommended to offload the user-plane channel coding chain and part of or the entire control-plane channel coding chain to the hardware accelerator.
- PCIe Gen3 x16, two Gen4 x8, or PCIe Gen3 x16 bifurcated to two Gen3 x8
- GPP supported
- Standard PCIe FHHL card (It is assumed that the hardware accelerators further perform NIC functions).
- 8GB DDR4 memory for buffering
- Power consumption not to exceed 75W
- The accelerator requirements in hardware have been summarized inTable 2-3.
- 13

2 3

4

5

6

7

8

9

10

11

12

Table 2-3: Accelerator Hardware Component List

Item Name	Description for FPGA 1	Description for FPGA 2	
	System Logic cells - 930K	System Logic cells - 1,143K	
	CLB LUT - 425K	CLB LUT - 523K	
SoC Resources	SDFEC -8	CLB Flip-Flops -1,045K	
Soc Resources	DSP Slices - 4,272	DSP Slices - 1,968	
	BRAM - 38.0Mb	BRAM - 34.6Mb	
	URAM - 22.5Mb	URAM - 36.0Mb	
Form Factor	FHHL PCIe Form Factor		
	x8 Gen1, Gen2, Gen3 interface to FPGA2 and		
PCIe Interface	x8 Gen1, Gen2, Gen3 interface to FPGA1have x16 to two x8 bifurcation		
	FPGA1	FPGA2	
On Board Memory	Total Capacity 4 GB in PL, upgradeable to 8GB	Total Capacity 4 GB in PL, upgradeable to 8GB	
,	Total Capacity 2 GB in PS, upgradeable to 4GB	Total Capacity 2 GB in PS, upgradeable to 4GB	
Network	N//	2xSFP28 optical interfaces to FPGA2	
Interface(s)	N/A	(User Configurable, includes 10/25 Ethernet)	
Other External Interface(s)	Micro USB for JTAG support (FPGA programming and debug) and access to BMC		
Graphical User interface	GUI for monitoring the basic board parameters, monitoring temperature alerts, firmware upgrades for BMC		



	Power sequencing and reset
	• Field upgrades
Board	• FPGA configuration and control
Management Controller	Clock configuration
	• I2C bus access
	• USB 2.0
Operating Temperature	-5°C - 55°C
Power	< 75 W
Clocking	Low-Jitter, configurable clock ranging from10MHz to 750MHz
Options	1 PPS input and output with assembly option for OCXO and TCXO

The following are the accelerator requirements in function and interface.

Functional offload requirements

One of the candidate functions for offloading is the LDPC encoder and decoder, which typically consists of computationally intensive and relatively highly power-consuming functions. It must be noted that neither software implementation in CPU nor soft FPGA logic implementation would provide a highly power-efficient solution while meeting/exceeding 3GPP NR user-plane encoder/decoder throughput and latency requirements, rather a hardened implementation of the FEC functions would be very power efficient. Downlink and uplink throughputs of up to 40Gbps and 18Gbps, respectively, are shown feasible with this architecture. Other candidate L1 functions for acceleration include CRC generation, segmentation, bit-level/sub-block interleaving and scrambling as well as FFT/IFFT processing, for which an FPGA can be used.

For other symbol processing L1 functions, which require heavy multiply and accumulation operations, FPGAs 1 and 2 have DSP blocks that can efficiently perform these operations. Polar encoding and/or decoding on the control-plane can also be offloaded to FPGA1 resulting in high throughputs and low latencies.

Interface requirements

- PCIe: PCIe interface is widely used to provide interface between the GPP and hardware accelerators. FPGA devices have dedicated PCIe hard IP which facilitate implementation and quick setup of PCIe interface. They support both PCIe Gen3 x16 or PCIe Gen4 x8, which allow the FPGA device to interface with any GPP supporting either PCIe Gen3 x16 or PCIe Gen4 x8 interface.

Fronthaul: FPGA devices can support various speed grades and any fronthaul protocols, customers can use off-the-shelf CPRI or RoE IPs to quickly implement and configure any fronthaul interface protocol.

- Serial transceivers: FPGA devices have SerDes resources to implement various connectivity speeds (e.g.,
 33 Gb/s) per SerDes, 10G/25G CPRI, 10G/25G/50G/100G Ethernet connections can use these SerDes
 resources.
- Ethernet MAC speed: FPGA devices have hardened implementations of Ethernet MAC that support speeds
 of 100 Gb/s and above. The Ethernet MAC IP allows power-efficient implementation of high speed Ethernet
 connectivity. In the example shown in Figure 2-3, FPGA 1 and FPGA 2 can use the hard 100Gbps MAC IPs to
 connect each other, allowing the L1 and fronthaul functions to be distributed across these two FPGAs with less



connectivity overhead. For other Ethernet MACs such as 10G/25G Ethernet, they provide soft Ethernet MAC IPs, so when implementing CPRI or RoE fronthaul functions, 10G/25G Ethernet MAC can be used.

b. Accelerator Design

The hardware accelerator supports GPP. Figure 2-3 illustrates a two-chip acceleration architecture comprising two FPGAs with multi-lane PCIe interfaces toward the CPU and external connectivity toward O-RU₈(s) via CPRI/RoE and O-CU(s) through GbE connectivity. The example architecture further depicts multi-lane Gen3 or Gen4 PCIe interfaces between each FPGA and the CPU. The FPGAs communicate through high-bandwidth Ethernet (GbE) transport.




Figure 2-3: Example 2-chip FPGA-based Hardware Acceleration in O-DU8



1 2.2.3.2.2 Accelerator Design Solution 2

example, or Gen4) between FPGA and the CPU.


2 This section illustrates a one-chip acceleration architecture comprising one FPGA with PCIe interfaces toward the CPU

and external connectivity toward O-RU8(s). The example architecture further depicts Gen3 PCIe interfaces (for

3 4

5

An example one-chip FPGA-based hardware acceleration architecture is shown in Figure 2-4.



6 7

8

9

10

11

12

13

14

15

16

17

18

20

21

Figure 2-4: Example of 1-chip FPGA-based Hardware Acceleration in O-DU8

a. Accelerator Requirement

The accelerator unit comprises one or more FPGAs (e.g., two FPGAs), sufficient amount of DDR4 memory, and synchronization circuitry where one of FPGAs is used for L1 functional offload and the other one is used to perform fronthaul connectivity functions/protocols. The FPGA for L1 offload uses dedicated cores for channel encoding/decoding as well as FPGA and processing resources for running L1 functions such as but not limited to rate matching and de-matching, interleaving and scrambling, demodulation and HARQ buffer management as well as OFDM modulation/demodulation and channel estimation.

- Key features of the FPGA-based accelerator include:
 - 4X25G/10G CPRI optical interface
 - 1x10G Ethernet optical interface
 - Support GNSS/IEEE1588v2+syncE reference timing
- 19 L1 offloading options
 - LDPC encoding and decoding
 - HARQ management



2

3

4 5

6

7

8 9

10 11

12

13

15

16 17

18 19

20

- Other optional L1 offloading such as FFT/IFFT, CP, CRC, rate matching, PRACH detection.
- PCIe Gen3X16, 4 hard IP blocks
- FHHL form factor and operation temperature from -5°C to +55°C
- 2GB DDR4 memory for Buffering
- Specific power supply design is required with 1-chip FPGA, since the maximum power consumption of PCIe specification (75w) could be exceeded, additional external auxiliary power may be required.

Functional offload requirements

- L1 offloading: One of the functions for L1 offloading is the LDPC encoder and decoder, which typically consists of computationally-intensive and relatively highly power-consuming functions. Other L1 functions for acceleration include CRC generation, CP, PRACH detection and rate matching as well as FFT/IFFT processing.

- **Fronthaul:** The data transmission and protocol processing of fronthaul interface is completed on the FPGA device.

14 Interface requirements

- PCIe: PCIe interface is widely used to provide interface between the CPU and hardware accelerators. FPGA device has dedicated PCIe hard IP which facilitate implementation and quick setup of PCIe interface. FPGA support PCIe Gen3 x16, which allow the FPGA device to interface with any CPU supporting either PCIe Gen3 x16 interface.

- Fronthaul: FPGA device can support various speed grades and CPRI protocol for fronthaul interface between O-DU₈ and O-RU₈.

- Backhaul: FPGA device can support backhaul interface between O-DU₈ and core network function with an
 10G optical interface.
- Synchronization: Accelerator has external interfaces to support synchronization, including GNSS,
 IEEE1588v2 and SyncE reference timing.

Copyright © 2021 O-RAN ALLIANCE e.V.



2

3

b. Accelerator Design




Figure 2-5: Example of Accelerator Design



2

3

4

5

6

25

27

28

29

Figure 2-5 shows the accelerator design, description of block diagram of board card:

12V power: The maximum power consumption of the whole card is estimated to exceed 75W. The PCIe cannot meet the power consumption demand, so it needs an external 12V auxiliary power supply. The extra power consumption can be included by the power unit of O-DU₈. Only power cord is needed, and it has no effect on the whole machine design. This part is not necessary if there are future optimizations.

- **DC/DC:** The module contains all the power sources used in the system.
- Power Supply Sequencer and Monitor: Since the system has the power on timing requirement, this module
 controls the output of each DC/DC to realize the normal power on/off of the system.
- 9 Mixer and GNSS antenna: The system uses an external antenna, which can be placed outdoors to improve 10 the receiving sensitivity of synchronizing signal. After mixer's processing of the received signal, the signal 11 source of 1pps is output to clock chip for system input synchronous clock signal.
- MCU (micro control unit): As the auxiliary processor of the board card, MCU realizes the temperature detection of the board card, the operation state indication and the configuration of power monitor and clock chip in the initialization process, and real-time monitoring of the working state of each module, exception handling and other functions.
- Clock chip: The chip realizes system-level clock input, which can synchronously output all kinds of clocks for
 clock synchronization of subordinate modules.
- FPGA: As the core chip of the board card, FPGA forwards the data of the downlink of the core network and
 the uplink data gathered at the O-RU₈(s), and interacts with the O-DU₈ server through PCIe x16 to complete
 the calculation of 5G NR data.
- 21 2.2.3.2.3 Accelerator Design Solution 3
- Channel coding for LDPC and fronthaul compression requires a significant amount of bit level processing and is well
 suited to a fine-grained FPGA architecture and/or low cost/power structured ASIC. Options include:
- Look-aside FEC: LDPC (de)coding, Polar (de)coding, Rate (De)Matcher, (De) Interleaver, CRC, HARQ
 - L1 Processing: (i)FFT & CP+/-, PRACH, channel estimation & beamforming
- Bump-in-wire Fronthaul: compression / decompression for latency and bandwidth reduction
 - a. Accelerator Requirement
 - Hardware requirements are listed in Table 2-4.

Table 2-4: Accelerator Hardware Feature List

Item Name	Description
PCIe (Interface with digital processing unit)	Gen4 x16 (and lower)
Form factor	FHHL
Connectivity	2x QSFP28/56
FPGA	Logic Elements: 1437K
	M20K Memory: 139Mb

Copyright © 2021 O-RAN ALLIANCE e.V.

	Quad-core GPP Hard Processor Sub-system	
NIC Device	100Gb xHAUL for FH, BH & MH traffic shaping. Optional FPGA co-processing.	
DDR Main	8+8+1GB DDR4	
Flash (FPGA images)	>=1 Gbit	
BMC	Telemetry, Security, remote upgrade	
Clocking	For O-RAN C1, C2, C3 & C4	
Fronthaul	CPRI	
GPS	SMA for 1PPS & 10MHz (in/out)	
Operating Temperature (ambient)	NEBS Compliant	
Power	<75W (without optional NIC device)	
Clock Accuracy	Low-Jitter, configurable clock ranging from 10MHz to 750MHz. Option for OCXO (TCXO as standard)	

Firmware Requirements are listed in Table 2-5.

Table 2-5: Accelerator Firmware Feature List

Item Name	Description		
Remote system upgrade	Securely upgradable FPGA flash image		
Queuing	64 Queues supported equally split between UL & DL.		
	NR LDPC Encoding with, interleaving and rate-matching.		
LDPC Acceleration	NR LDPC Decoding with sub-block de-interleaving function of reverse rate matching.		
	Early Termination, CRC attachment and HARQ buffering.		
	5G Throughput: DL 14.8Gbps, UL 3.2Gbps		
Load Balancing (channel coding)	Load balancer distributes the pending encoder/decoder requests to encoder/decoders		
	Code block based interface.		
Descriptor Formet (shormed as dire)	Software enablement by BBDEV API (DPDK)		
Descriptor Format (channel coding)	https://www.dpdk.org/		
	https://doc.dpdk.org/guides/prog_guide/bbdev.html		
Fronthaul Compression	In-line compression/decompression for Mu-Law, block-floating point and quantization according to the O-RAN WG4 specification.		
Open programmable acceleration	Support for:		




environment	•	FPGA Flashing upgrade
	•	Firmware version reporting
	•	PCIe diagnostics
	•	Ethernet diagnostics
	•	Temperature and voltage telemetry information

3

b. Accelerator Design

Accelerator design solution 3 has 2 options as shown in the figures below.





6

7

4

5

The accelerator with optional NIC device.




Figure 2-7: Accelerator Design 1 with optional NIC Device






Figure 2-8: Structured ASIC Accelerator Design

2.2.3.2.4 Accelerator Design Solution 4

Channel coding for LDPC and fronthaul compression requires a significant amount of bit level processing and is well suited to a fine-grained structured ASIC. Features include:

- Look-aside FEC: Turbo (de)coding, LDPC (de)coding, Rate (De)Matcher, (De) Interleaver, CRC, HARQ retransmission & (de)interleaver.
- a. Accelerator Requirement
 - Hardware features are listed in Table 2-6.
- 11

1

2

3

4

5

6

7

8

9

10

Table 2-6: Accelerator Hardware Feature List

Item Name	Description
PCIe	Gen3 x16
Form factor	HHHL
DDR	DDR4 (64-bit +ECC), 2667Mbps Interface for HARQ buffering
Board Management Controller	Telemetry, Security.
Power	<35W

12

13

Firmware Requirements are listed in Table 2-7.

14

Table 2-7: Accelerator Firmware Feature List

Item Name	Description
Queuing	64 Queues supported equally split between UL & DL.
	NR LDPC Encoding with, interleaving and rate-matching.
LDPC Acceleration	NR LDPC Decoding with sub-block de-interleaving function of reverse rate matching.



	Early Termination, CRC attachment and HARQ buffering.	
	5G Throughput: DL 23Gbps, UL 8Gbps	
Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder in encoder/decoders		
Descriptor Format (channel coding)	Code block and transport block based interface.	
	Software enablement by BBDEV API (DPDK)	
	https://www.dpdk.org/	
	https://doc.dpdk.org/guides/prog_guide/bbdev.html	

3

4

b. Accelerator Design

The following diagram shows the structured ASIC based accelerator design.




Figure 2-9: Structured ASIC Accelerator Design

7

5

6

8 2.2.3.3 Baseboard Management Controller

9 BMC is used to perform hardware power control (power on, power off and power cycle), monitor hardware status 10 (temperatures, voltages, etc.), monitor Basic I/O System (BIOS)/ Unified Extensible Firmware Interface (UEFI) 11 firmware status, and log system events. It provides remote access via shared or dedicated NIC. System user can do 12 console access via serial or physical/Kernel-based Virtual Machine (KVM). The BMC has dedicated RAM and flash 13 memory. It provides access via serial port or Ethernet port. Figure 2-2 describes the BMC connections with related 14 components.

15


16 2.2.4 Synchronization and Timing

17 2.2.4.1 Synchronization and Timing Design 1

18 This section describes the synchronization and timing mechanism that is used in the $O-DU_8$. Copyright © 2021 O-RAN ALLIANCE e.V.



Hardware Requirements 1 a. The O-DU₈ shall support following timing synchronization methods: 2 3 1. **GPS** Synchronization Ethernet based IEEE1588v2 Synchronization 4 2. BeiDou Synchronization 5 3. BeiDou and GPS switching 6 4. b. Hardware Design 7 8 Depending on the timing distribution topologies used, the O-DU₈ system clock is able to synchronize with the 9 Grand Master Clock (GMC) using IEEE1588 via either the front haul NIC or backhaul NIC. O-DU₈ can also 10 synchronize timing using Global Navigation Satellite System (GNSS). In the case of IEEE1588, the Physical Hardware Clock (PHC) within the NIC is synchronized with the GMC first, then the O-DU₈ system clock is 11 12 synchronized with the PHC. The O-DU₈ is also capable to provide clock to the O-RU₈ via front haul if needed. When GNSS becomes available to O-DU₈, it will be able to synchronize the system clock to Coordinated 13 14



15

16

Figure 2-10: O-DU₈ Timing Synchronization

17

20

21

22 23

24

25

26 27

28

29

30

18 2.2.4.2 Synchronization and Timing Design 2

- 19 This section describes the synchronization and timing mechanism that is used in the hardware accelerator board.
 - a. Hardware Requirements
 - Each hardware accelerator board that supports connectivity functions in $O-DU_8$ must be able to support external synchronization I/O and to receive or transmit 1 PPS reference clock source in order to ensure synchronization across network.
 - b. Hardware Design
 - The accelerator board can operate in the master or slave mode when supporting IEEE 1588v2 timing/synchronization. It can generate 1 PPS reference clock for synchronization in the master mode and can receive the 1 PPS reference clock in the slave mode for internal synchronization. The timing circuitry of the accelerator board is shown in Figure 2-11. Two FPGA SerDes transceivers are used to receive and transmit SyncE TX and RX clocks.






Figure 2-11: HW Acceleration Board Timing and Synchronization

4 2.2.5 External Interface Ports

5 The external interfaces of $O-DU_8$ are described below.

a. Hardware Requirements

The following table shows the external ports or slots that the system provided.

7 8

6

1

2

3

Table	2-8:	External	Port List
I HOIC	- 0.	DATE: Hut	I OI C LISC

Item Name	Description
Ethernet	Octave Gigabit Ethernet LAN connectors
	Dual 10GbE Base-T Ethernet connectors
	Dual 10GbE SFP+ Faber Ethernet connectors
	2x100G QSFP28 or 2x25G SFP28
USB	2 USB 3.0 ports
Serial Port	1 COM port via RJ45
Antenna port	1 SMA connector for GNSS

9

10

11

12

13


14

15 16

b. Hardware Design

The digital processing unit is a SoC device which provides the external ports described in the hardware requirement section. The system includes 2 USB 3.0 ports, and the serial RS232 port that can be used for Console Redirection, e.g. Out-of-Band Management. The system provides eight 1Gbps and four 10Gbps Ethernet ports. There are two or four 25G CPRI ports in system depends on the accelerator card used. The system also provides a RF interface to connect GNSS antenna. The following diagram outlines the external interfaces that supported.





2

Figure 2-12: External interfaces reference design

3 2.2.6 O-DU₈ Firmware

- 4 BIOS and BMC firmware are needed in the system and shall be installed.
- 5



1 2.2.7 Mechanical

3

4

5

6

7

2 The mechanical design for mother board, chassis, and cooling are listed in this section.

Mother Board

The mechanical layout of the mother board shows the location of major components and interface ports. The following diagram also provides the dimension of the board.




Figure 2-13: Mother Board Layout Diagram



Chassis

1

2

3

4 5

6

7

8

9

12 13 The 1U rack mount chassis contains the layout of the power supply, Solid State Drive (SSD) and fans. The chassis dimension is showed in following figure.




Figure 2-14: Chassis Mechanical Diagram

Cooling

The system installs 4x 40x28mm PWM fans for the cooling. Up to 6 fans can be installed if needed.

2.2.8 Power Unit

In a fully loaded system with two PCIe slots populated with 75W each, the system power consumption should be less 10 than 400W. The total system power requirement shall be kept less than 80% of the power supply capacity.

11 a. Hardware Requirements

> The power is provided by 500W High-Efficiency power supply with Power Management Bus (PMBus) 1.2. The power support input and output power rails are listed below.

14	AC Input:	100-240V, 50-60Hz, 6.6A max
15	DC Output:	+3.3V: 12A
16		+5V: 15A
17		+5V standby: 3A
18		+12V: 41A
19		-12V: 0.2A



ORAN.WG7.IPC-HRD-Opt8.0-v03.00

2

3

4

5

b. Hardware Requirements

The O-DU₈ chassis includes one 500W power supply unit. The power supply unit is auto-switching capable, which enables it to automatically sense and operate at a 100v to 240v input voltage. The power supply unit features are listed in the following table.

Item Name	Description
Output connectors	24pin/8pin/4+4pin/HDD/I2C
Dimension (W x D x H)	3.9 x 7.1 x 1.6 inch
Maximum Output Power	+3.3V: 12A
	+5V: 15A
	+12V: 41A
	-12V: 0.2A
	+5Vsb: 3A
Rated Input Voltage/Current	100-240Vac / 6.6A max
Rated Input Frequency	50-60HZ
Inrush current	Less than 30A

Table 2-9: Power	supply u	nit feature	list
------------------	----------	-------------	------

6 2.2.9 Thermal

- 7 Active cooling with up to 6 fans is integrated in the chassis.
- 8 The hardware acceleration cards described in Section 2.2.3.2 use passive cooling and a custom heatsink and is equipped
- 9 with temperature sensors. It is designed to operate in temperatures ranging from -5° C to $+55^{\circ}$ C.

10 2.2.10 Environmental and Regulations

- 11 The O-DU₈ hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. Table
- 12 2-10 lists the environmental related features and parameters.
- 13

5
5

Item Name	Description
Operating Temperature	-5° C to $+55^{\circ}$ C
Non-operating Temperature	-40°C to 70°C
Operating Relative Humidity	8% to 90% (non-condensing)
Non-operating Relative Humidity	5% to 95% (non-condensing)



3

4

The hardware accelerator described in Section 2.2.3.2 is designed to operate in indoor environments and in temperatures ranging from -5°C to +55°C.

2.3 O-RU₈ Hardware Reference Design


In this section we describe, the HW reference design of all O-RU₈ components including block diagram, HW 5 components, synchronization and timing, mechanical design, power supply, thermal, and environment requirements.

2.3.1 O-RU₈ High-Level Functional Block Diagram 6

Figure 2-15 provides a high-level functional block diagram depicting the major HW/SW components. It also highlights 7

the internal/external interfaces that are required. This document shows how to implement the system defined by the 8

9 IPC-HAR [6] document.



10 11

Figure 2-15: High-Level Functional Block Diagram

2.3.2 O-RU₈ Hardware Components 12

- General block diagrams for 2T2R and 4T4R O-RU₈ examples are shown. 13
- Figure 2-16 shows a 2T2R implementation and Figure 2-17 shows an 4T4R implementation. In each of 14 15 these diagrams, the Digital Processing Unit is further detailed in 2.3.2.1. Items under the umbrella of RF



- Processing Unit, including the Transceiver, RFFE and other RF items are reviewed in additional detail in
- 2 2.3.2.2. Clock and Synchronization are reviewed in 2.3.3. The Power Unit is detailed in 2.3.6.





Figure 2-16: 2T2R General Block Diagram with TR switch



4





In following section, we describe their functionality, interfaces and performance of every block in the RF Processing Unit. Since device integration is an ongoing activity, chip boundaries may be fluid and some functionalities may move from one block to another or entire functionalities may be absorbed into other blocks. The sections below describe the functional blocks independent of which physical device they may reside in.

5 2.3.2.1 Digital Processing Unit

6 The digital processing unit of O-RU₈ is mainly for performing tasks related to FH interface, RF interface, and OAM.

i. FPGA Solution Design 1

The digital processing unit of O-RU₈ is mainly for performing FH interface, RF interface, and OAM functions.

a. FPGA Requirement

The following items are the main requirement for the O-RU_{8:}

- Interface requirement: One lane of bi-direction SerDes targeting CPRI will be @10Gbps for FH split option 8. Four lanes of bi-direction JESD204B SerDes will be used for 2T2R. Eight lanes of bi-direction JESD204B SerDes will be used for 4T4R
- Resource requirement: FPGA resource requirements for 2T2R and 4T4R are shown in Table 2-11 and Table 2-12.

A.C. 1.1	FF			DCD
Module	FF	LUT	BRAM18	DSP
DUC	4820	4346	0	108
DDC	4820	4346	0	108
CFR	11470	6136	22	36
DPD	34269	13250	188	87
JESD204B	4314	4285	0	0
Fronthaul(CPRI)	4210	2756	1	0
Other	8000	5000	100	12
Total	71903	40119	311	351

Table 2-11: Resource requirement for 2T2R O-RU8

17

7

8

9

10

11

12

13

14

15

16

18

Table 2-12: Resource requirement for 4T4R O-RU8

Module	FF	LUT	BRAM18	DSP
ChFIR	2832	2686	0	84
DUC	5148	3756	0	36
CFR	25676	12372	48	96
DPD	45770	17643	217	105

Copyright © 2021 O-RAN ALLIANCE e.V.

ORAN.WG7.IPC-HRD-Opt8.0-v03.00



AGC	1000	600	4	8
DDC	1716	1252	0	12
UL_ChFIR	2832	2686	0	84
JESD2048	9900	11127	0	0
CPRI	10080	8960	32	0
Total	104954	61082	301	425

- Processor requirement: For device model A, the processor will be used, one is used for device control and management plane functions, the other one is for Digital Pre-Distortion (DPD) feedback path. For device model C, dual-core ARM cortex-A53 will be used, similarly one is used for device control and management plane functions, the other one is for DPD feedback path.
- Power requirement: Power estimations for 2T2R and 4T4R are shown in Figure 2-18 and Figure 2-19.

		<u> </u>	ummary	/		
Total On-Cl	nip Power	7.445	w	12%	Transceiver	0.898W
				0%	• 1/0	0.000W
Junction Te	mperature	100.0	°C	61%	PS+FPGA Dyn	4.568W
Thermal Ma	irgin	0.0°C	0.0W	27%	Device Static	1.978W
Effective OJA			.7 °C/W	Power supplied to of	f-chip devices	0.000W
On-Chip				Power	r Supply	
On-Chip Reso		Pow	er	Source	r Supply Voltage	Total (A)
		Pow (W)	er (%)		State of the local division of the local div	Total (A) 5.691
	urce			Source	Voltage	5.691
	JFCE (Jump to sheet)	(W)	(%)	Source V _{ccnt}	Voltage 1.000	5.691 0.145
	JICE (Jump to sheet) CLOCK	(W) 0.923	(%) 12	Source V _{CCNT} V _{CCBRAM}	Voltage 1.000 1.000	5.691 0.145 0.127
	JFCE (Jump to sheet) CLOCK LOGIC	(W) 0.923 1.778	(%) 12 24	Source V _{ccnt} V _{ccbram} V _{ccaux}	Voltage 1.000 1.000 1.800	5.691 0.145 0.127

Figure 2-18: Power estimation for 2T2R O-RU₈

		<u> </u>	ummar	/				
Total On-Chip	Power	8.01	N	21%	• Tra	insceiver	1.657W	
				0%	• VO		0.000	
Junction Tempe	erature	100.0 °C		50%	• PS	+FPGA Dyn	4.013W	
Thermal Margir	n	0.0°C	0.0W	29%	29% • Device Static		2.352W	
Effective OJA	fective OJA 1.0 °C/W		Power supplied to off-chip devices		0.0000			
On-Chip Po	wer		.0 0/00				0.0000	
– On-Chip Po Resource	CONTRACTOR OF T	Pow			wer S	upply		
Resource	CONTRACTOR OF T			Por	wer S	upply	Total (A	
Resource	e	Pow	er	- Por Sour	wer S ce	<i>upply</i> Voltage	Total (A) 7.981	
Resource	e mp to sheet)	Pow (W)	er (%)	Por Sour V _{CCNT}	wer Si ce	upply - Voltage 0.720	Total (A 7.981 0.072	
Resource	e mp to sheet) CLOCK	Pow (W) 0.505	er (%) 6	Por Sour V _{ccnr}	wer Si ce	upply - Voltage 0.720 0.850	Total (A) 7.981 0.072 0.087 0.284	

Figure 2-19: Power estimation for 4T4R O-RU₈



2

3

4 5

6 7

8 9

Speed grade, environmental requirement: -2L, 0°C to 110°C

b. FPGA Design

This solution of the digital processing unit incorporates FPGA and a processor. The FPGA handles high speed digital processing such as FH, DDC, DUC, CFR and so on. All functions are listed in the previous section. The processor is used for hardware device configuration and the OAM function. The FPGA and the processor core can be integrated into one SoC or implemented into two devices. Here the FPGA and the processor core are integrated into one SoC device.




Figure 2-20: FPGA Reference Design Diagram

10 For the processor portion, the internal RAM resource may not be enough. So the external DDR is needed to let the processor handle more RAM consuming functions such as operation system or stack protocols like 11 12 Network Configuration Protocol (NetConf) Client. For the O-RU₈ design, the DDR3 with 256Mb*16bit memory capacity is enough. The interface between the DDR and processor can be memory interface 13 14 generator (MIG). The external Flash is used to store operation system related files, calibration information 15 of the RF portion, NetConf related files, FPGA firmware and so on. For this O-RU₈ design, the flash with 16 2Gb memory capacity is enough. The online debug function is performed by external Ethernet PHY with an RJ45 connector. This allows the administrator to visit the internal function of the O-RU₈ and control it. 17 The interface between the DDR and processor can be Media-Independent interface (MII). The Ethernet 18 19 PHY device can be very general 100M Ethernet Transceiver. The FPGA has one SerDes lane connected to 20 optical module to perform the fronthaul link between O-RU₈ and O-DU₈ /FHM₈. Another 4 SerDes lanes of 21 the FPGA are needed to connect one transceiver of the O-RU₈ to transmit or receive IQ sample by the interface of JESD204B while the FPGA needs synchronized clock signals to work well. The interface 22 between PLL and FPGA should be Low-Voltage Differential Signaling (LVDS). 23



1 2.3.2.2 RF Processing Unit

For the RF processing unit of O-RU₈, it will perform functionalities of ADC, DAC, LO, down converter, up converter
 and etc.

4 2.3.2.2.1 Transceiver Reference Design

5 For the O-RU₈ the sampling function and frequency conversion function can be performed by transceiver. The purpose 6 of using the transceiver is to saving power and size of the PCB. The Transceiver is to convert between high speed 7 baseband data and a low-level RF for both transmit and receive signal chain. In addition, the transceiver is responsible 8 for orchestration of control signals not limited to the PA enable, LNA enable, LNA bypass as well as other required 9 system level signals.

- a. Hardware Requirements
 - Include the requirements for this component.
 - Interface Requirements: The interface requirements for the Transceivers are list in Table 2-13.
- 13

10

11

12

Table 2-13: Interface requirements of the Transceiver

Item Name	Description
High Speed Data	High speed data represents the baseband information being transmitted or received. Depending on the configuration of the O-RAN device, various bandwidths may be supported leading to a range of payload rates. Options for data include parallel data paths, JESD204B and JESD204C. Up to 8 lanes in each direction may be supported although fewer is preferred. Options such as DPD and numeric precision will impact the payload rate. Several options are shown in the following table. All data represents IQ 16-bit (N=16) precision. Some devices support IQ 12 bit (N'=12) which may reduce the required data rates accordingly. The tables below assume 1 ORx for 2 TRx. From Table 2-14 and Table 2-15, the number of lanes required may be determined by dividing the total bit rates shown by the capacity of a lane, typically 12.5 GBPS for JESD204B and 25 GBPS for JESD204C.
Reference Clock (Device Clock)	The transceiver should receive a reference for internal clock and LO synthesis needs. This reference clock can function as the JESD204 Device Clock where the interface is by SERDES. The specific clock frequency is determined by the operation mode of the transceiver and may range from 1Hz upward.
SYSREF	If the transceiver supports SERDES, then it should accept a SYSREF signal from the clock or data source as appropriate. The number and configuration for the SYSREF is dependent on the operating mode of the transceiver.
SYNCB	If the transceiver supports SERDES, then it should also support a SYNCB for each link as appropriate.
Control	Control of the transceiver is by way of 3 or 4 wire SPI or IIC functioning as a slave. Support for 1.8V control is required and tolerance of 3.3V is preferred. The transceiver may optionally include a separate SPI master for control of peripheral devices as required.
GPIO	The transceiver may optionally include GPIO for controlling peripherals including but not limited to PAs, LNAs and other devices. These GPIOs should at a minimum support 1.8V outputs but the specifics will be determined by the connected devices. The GPIO should



	also support input from peripheral devices. Input should at a minimum support 1.8V logic with tolerance of 3.3V preferred.
Tx Enable	The transceiver should provide an output to support enabling and disabling the external devices in the transmit chain such as a TxVGA (optional) and PA.
Rx Enable	The transceiver should provide an output to support enabling and disabling the external devices in the transmit chain such as a RF Front End Module or LNA.
LNA Bypass	The transceiver should provide an output to support bypassing the LNA appropriately in the condition of a large blocker if so required.
RF Outputs	RF outputs including the main Tx signal should support 50 ohm or 100 ohms signalling. These outputs can be either single ended or differential.
RF Inputs	RF inputs including the main Rx and the Observation Rx (ORx) (for DPD) should support 50 ohm or 100 ohms signalling. These inputs can be either single ended or differential. The device should support at least 1 ORx.

Table 2-14: Payload with DPD in Digital Device (GBPS Rx/Tx)

Bandwidth (MHz)	Parallel	JESD204B	JESD204C	Parallel	JESD204B	JESD204C
		2T2R			4T4R	
20	2.95/5.9	3.69/7.37	3.04/6.08	5.9/11.8	7.37/14.75	6.08/12.17
50	5.9/11.8	7.37/14.75	6.08/12.17	11.8/23.59	14.75/29.49	12.17/24.33
100	11.8/23.59	14.75/29.49	12.17/24.33	23.59/47.19	29.49/58.98	24.33/48.66

Bandwidth (MHz)	Parallel	JESD204B	JESD204C	Parallel	JESD204B	JESD204C
		2T2R			4T4R	
20	1.97/1.97	2.46/2.46	2.03/2.03	3.93/3.93	4.92/4.92	4.06/4.06
50	3.93/3.93	4.92/4.92	4.06/4.06	7.86/7.86	9.83/9.83	8.11/8.11
100	7.86/7.86	9.83/9.83	8.11/8.11	15.73/15.73	19.66/19.66	16.22/16.22

[•] Algorithm Requirements: The transceiver is required to provide appropriate algorithms to sustain RF operation including but not limited to Rx AGC, Tx Power control. DPD and CFR may be included either in the transceiver or in the digital baseband device making the trade-offs in Payload shown in Table 2-11 and Table 2-12.

• Device Configuration: The transceiver should support either 2T2R or 4T4R. In addition, at least one ORx path should be supported. Additional ORx paths are allowed as required for the application.



- Power Dissipation: Total dissipation of the TRx should be less than 6W for 4T4R.
- RF Specifications are given in Table 2-16
- 4

2

3

_	~					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
TRANSMITTERS				60.6 °		
Center Frequency		650		6000	MHz	
Transmitter Synthesis Bandwidth				450	MHz	
				200	MII-	
Transmitter Large Signal Bandwidth				200	MHz	
Transmitter Attenuation Power Control Range		0		32	dB	Signal-to-noise ratio (SNR) maintained for attenuation between 0 dB and 20 dB
Transmitter Attenuation Power Control Resolution			0.05		dB	
Adjacent Channel Leakage Ratio (ACLR)						20 MHz LTE at -12 dBFS
			-66		dB	75 MHz < f \leq 2800 MHz
In Band Noise Floor						0 dB attenuation; in band noise falls 1 dB for each dB of attenuation for attenuation between 0 dB and 20 dB
Out of Band Noise Floor			-154.5		dBm/Hz	600 MHz < f ≤ 3000 MHz 0 dB attenuation; 3 × bandwidth/2 offset
Maximum Output Power			-153		dBm/Hz	$\begin{array}{l} 600 \mbox{ MHz} < f \leq 3000 \mbox{ MHz} \\ 0 \mbox{ dBFS, continuous wave tone} \\ into \ 50 \ \Omega \ load, \ 0 \mbox{ dB transmitter} \\ attenuation \end{array}$
			6		dBm	$600 \text{ MHz} < f \le 3000 \text{ MHz}$
Third Order Output Intermodulation Intercept Point	OIP3					0 dB transmitter attenuation
			27		dBm	$600~MHz \le f \le 5700~MHz$
Error Vector Magnitude (Third Generation Partnership Project (3GPP) Test Signals)	EVM					
1900 MHz LO			0.6		%	50 kHz RF PLL loop bandwidth
3800 MHz LO			0.53		%	300 kHz RF PLL loop bandwidth
OBSERVATION RECEIVER	ORx					
Center Frequency		450		6000	MHz	
Gain Range			30		dB	IIP3 improves decibel for decibel for the first 18 dB of gain attenuation; QEC performance optimized for 0 dB to 6 dB of
Copyright © 2021 O-RAN					•	42

Table 2-16: RF specifications in Transceiver



ORAN.WG7.IPC-HRD-Opt8.0-v03.00

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions/Comments
	-				attenuation only
Analog Gain Step		0.5		dB	For attenuator steps from 0 dB to 6 dB
Receiver Bandwidth			450	MHz	
Maximum Useable	Phigh				0 dB attenuation; increases
Input Level					decibel
					for decibel with attenuation;
					continuous wave corresponds to -1 dBFS at ADC
		-11		dBm	$75 \text{ MHz} < f \le 3000 \text{ MHz}$
Integrated Noise		-58.5		dBFS	450 MHz integration bandwidth
		-57.5		dBFS	491.52 MHz integration bandwidth
Third-Order Input	IIP3				Maximum observation receiver
Intermodulation Intercept Point					gain; test condition: P_{High} - 11 dB/tone
Narrow Band					
1900 MHz		15		dBm	
2600 MHz		16.5		dBm	
3800 MHz		18		dBm	
Wide Band					
wide Ballu					IM3 products>130 MHz at
1900 MHz		13		dBm	baseband; test condition: P_{High} -
2600 MHz		11		dBm	11 dB/tone ; 491.52 MSPS
38000 MHz		13		dBm	
Third-Order	IM3				
Intermodulation					
Product					
		-70		dBc	$600 \text{ MHz} < f \leq 3000 \text{ MHz}$
Spurious-Free Dynamic Range	SFDR	64		dB	Non IMx related spurs, does not include HDx; (P _{HIGH} – 11) dB input signal
Harmonic Distortion					(P _{HIGH} – 11) dB input signal
Second Order Harmonic Distortion Product	HD2	-80		dBc	In band HD falls within ±100 MHz
		-73		dBc	Out of band HD falls within ±225 MHz
Third-Order Harmonic Distortion Product	HD3	-70		dBc	In band HD falls within ±100 MHz
		-65		dBc	Out of band HD falls within ±225 MHz
RECEIVERS					
Center Frequency			6000	MHz	
Gain Range		30		dB	
Analog Gain Step		0.5		dB	Attenuator steps from 0 dB to 6
Copyright © 2021 O-RAN		= e.V.		1	43



ORAN.WG7.IPC-HRD-Opt8.0-v03.00

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions/Comments
					dB
		1		dB	Attenuator steps from 6 dB to 30
					dB
Receiver Bandwidth			200	MHz	
Maximum Useable	Phigh				0 dB attenuation, increases
Input Level					decibel
					for decibel with attenuation;
					continuous wave = 1800 MHz; corresponds to -1 dBFS at ADC
		-11		dBm	$75 \text{ MHz} < f \le 3000 \text{ MHz}$
Naira Eirean	NF	-11		ubiii	
Noise Figure	NF	12		ID	0 dB attenuation, at receiver port
T T T T T T T T T T T T T T T T T T T	1152	12		dB	$600 \text{ MHz} < f \le 3000 \text{ MHz}$
Input Third-Order Intercept Point	IIP3				
Difference Product.	IIP3, d				
2600 MHz (Wideband)	11P3, d	17		dBm	Two $(P_{HIGH} - 9)$ dB tones near band
2600 MHz (Midband)		21		dBm	edge
Sum Product,	IIP3, s	21		4Din	
2600 MHz (Wideband	ш э, s	20		dBm	Two (P _{HIGH} – 9) dB tones, at
		20		abiii	bandwidth/6 offset from the LO
HD3	HD3				(P _{HIGH} - 6) dB continuous wave
					tone at bandwidth/6 offset from
					the LO
		-66		dBc	$600 \text{ MHz} < f \le 4800 \text{ MHz}$



3

4 5

6

7

8 9

10

11

12

13

14

15

16

17

18

19

20

b. Hardware Design

For the $O-RU_8$ the sampling function and frequency conversion function can be performed by transceiver. Usually the transceiver is integrated by ADC, DAC, LO, down converter, up converter and so on. The block diagram of transceiver design is shown in Figure 2-21.




Figure 2-21: Transceiver Reference Design Diagram (Optional elements are highlighted in Grey)

The definition of the input/output lines are as follows:

- REF Clock In is the differential reference input to the on-chip synthesizer. This may also function as the SerDes Device Clock.
- SYSREF is a JESD204B/C differential synchronization signal.
- Ext LO/Clock Input is an optional input that can be used as an alternate LO or clocking signal.
- Rx1 through Rx4 are differential receiver inputs to their respective cores.
- Tx1 through Tx4 are differential transmitter output from their respective cores.
- ORx1 through ORx4 are differential observation receiver inputs.
- SCLK is the serial control clock input.
- CSB is the active low device select for the control interface.
- SDO is the serial data output for the control interface. This pin may be omitted for 3-pin control implementations.
- SDIO is a bidirectional serial data interface. In 4-pin mode, this pin functions as the serial data input.



- GPIO1 GPIO# are general purpose IO signals used for interrupts, enables, test mode and resets. These are used as interface and control for peripheral devices including controllers, TxVGAs, PA, LNA and similar devices where SPI control is too slow.
- SYNCIN are differential pins associated with the receiver channels of the JESD204 interface. In not used, they are typically grounded. Up to 4 pair may be supported.
- SerDes Out are differential JESD204B/C data output interfaces. Up to 8 lanes may be active.
- SerDes In are differential JESD204B/C data input interfaces. Up to 8 lanes may be active.
- SYNCOUT are differential pins associated with the transmitter channels of the JESD204 interface. If not used, do not connect. Up to 4 pair may be supported.

10 2.3.2.2.2 Power Amplifier (PA) Reference Design

11 The Power Amplifier boosts the RF output to the level required for the base station class.

a. Hardware Requirements

The PA should have large enough gain to reduce the need for an additional driver. This will reduce cost and PCB space. The output power should be at least 27dBm (30dBm for 500mW/port to compensate for the loss of switch and antenna filter). The ACLR should be greater than 47dBc according to the related 3GPP test mode. DPD is needed to reduce the power consumption. The P1 dB requirement is closely related to the DPD algorithm.

18

1

2

3

4

5 6

7

8

9

12

13

14 15

16 17

Table 2-17: PA Requirements

Frequency band	Band41	Band78	Additional Information
Gain	>33dB	>33dB	
P3dB	>34dBm	>34dBm >37dBm(500mW/port)	ACLR>=47dBc with DPD@100MHz NR 27dBm (30dBm for 500mW/port)
Input return loss	<-15dB	<-15dB	
Output return loss	<-15dB	<-15dB	
Switching Speed	<1us	<1us	
HD2	>28dBc	>28dBc	CW 27dBM
HD3	>30dBc	>30dBc	CW 27dBm

19 20



• Interface Requirements:

The interface requirements of the transmit PA are listed in Table 2-18.

Table 2-18: Interface requirements of the transmit PA

Item Name	Description
Enable	The enable input should be compatible with 1.8V logic and tolerate 3.3V as required. A logic high enables the PA. A logic low disables the device and places it in a minimum dissipation mode.
RF Outputs	RF outputs support 50-ohm single ended to properly interface to a directional coupler, isolator, switch or antenna.
RF Inputs	RF inputs should support 50 ohm, single ended match to the transceiver output or preamp.
RF power detector	Power detector (optional)

Power Dissipation: Dissipation while enabled should not exceed ~3W.

b. Hardware Design

 RF_{in} is the input to the PA, RF_{out} is the output of the PA. V_{cc} and V_{bias} are the power inputs of the PA. PAEN is the control pin to disable or enable the PA. The input and output should match to 50 ohm as much as possible to reduce the reflection. V_{cc} and V_{bias} need capacitors to reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 2-22 shows the details.




Figure 2-22: PA Reference Design Diagram



2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design

The purpose of the LNA is to boost the Rx signal to a level that can nominally interface directly to the transceiver. This block will typically be a 2-stage amplifier with a 2nd stage bypass. The frontend will also include a TR switch to shunt any Tx signal to a termination away from the amplifier.

a. Hardware Requirements

The requirements of the LNA are listed here.

Interface Requirements: The interface requirements of the transmit LNA are listed in Table 2-19.

9

1

2

3

4

5 6

7

8

Table 2-19: One stage LNA Req	uirements
-------------------------------	-----------

Parameter	Band 41	Band 78	Additional Information
NF	<1dB	<1dB	
Gain	>15dB	>15dB	
P1dB	>18dBm	>18dBm	
Input return loss	<-12dB	<-12dB	
Output return loss	<-15dB	<-15dB	
Switching Speed	<1us	<lus< td=""><td></td></lus<>	
IP3	>30dBm	>30dBm	2 Tone CW -15dBm
К	>1	>1	up to $f = 12.5 \text{ GHz}$
Max input power	>15dBm	>15dBm	

10

- 11
- 12
- 13 14
- 15 16

Table 2-20: Two stage LNA Requirements

Frequency band	Band41	Band78	Additional Information
----------------	--------	--------	------------------------

Power Dissipation: Less than 500 mW for a dual when device is fully enabled in receive mode.

RF Specifications: For LNA unit, it should have larger enough gain to reduce extra driver amplifier for cost and PCB space. The NF figure of LNA should small enough to overcome the loss of switch and

Copyright © 2021 O-RAN ALLIANCE e.V.

filter.

•

Device Configuration: Single or dual device.



NF	<1 dB	<1.5 dB	
Gain	High gain >=32 dB	High gain >=32 dB	
	Low gain >=16 dB	Low gain >=16 dB	
P1dB	>18dBm	>18dBm	
Input return loss	<-12dB	<-12dB	
Output return loss	<-15dB	<-15dB	
Switching Speed	<lus< td=""><td><1us</td><td></td></lus<>	<1us	
IP3	>30dBm	>30dBm	2 Tone CW -15dBm
К	>1	>1	up to $f = 12.5 \text{ GHz}$
Max input power	>15dBm	>15dBm	

b. Hardware Design

The reference designs for one stage LNA and two-stage LNA are given.

• One stage LNA

RFin is the input port of the LNA. RFout is the output of the LNA. Vcc is the power input of the LNA. LNA EN is the control pin to disable or enable the LNA. The input match to 50 ohm as much as possible to reduce the reflection. But for output of the LNA, it is hard to get best Noise figure and the output return loss. Compromise is needed between NF and return loss. Usually the return loss should be around -10dB or - 12dB. Also is should be very careful to assure the stability of the LNA in a large bandwidth. Vcc needs capacitors to reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 2-23 shows the details.





Figure 2-23: One Stage LNA Diagram



• Two stage LNA

RFin is the input port of the LNA. RFout is the output of the LNA. Vcc is the power input of the LNA. LNA EN is the control pin to disable or enable the LNA. The input matches to 50 ohm as much as possible to reduce the reflection. But for output of the LNA, it is hard to get best Noise figure and the output return loss. Compromise is needed between NF and return loss. Usually the return loss should be around -10dB or -12dB. Also is should be very careful to assure the stability of the LNA in a large bandwidth. Vcc needs capacitors to reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 2-24 shows the details.



10

11

1

2

3

4 5

6 7

8

9

Figure 2-24: Two-Stage LNA Diagram

12 2.3.2.2.4 RF Switch Reference Design

For TDD use, the TX and RX links work spiritedly by time duplex. The switch is used to change the RF link according to the TDD duplex. In the TDD TX mode, the switch is switched to connect PA and antenna. In TDD RX mode, the switch is switched to LNA and antenna.

- 16 a. Hardware Requirements
 - The requirements of the RF switch are listed here.
 - Interface Requirements
 - The interface requirements of the switch are listed in Table 2-21.
- 20

19

17 18

Item Name	Description
Control	Control the switch working mode
RF COM	The port connected to the antenna
	RF inputs should support 50 ohm, single ended to match the antenna.



RF Outputs	The port connected to the LNA.
	RF inputs should support 50 ohm, single ended to match the LNA.
RF Inputs	The port connected to the PA.
	RF inputs should support 50 ohm, single ended to match the PA output.

• RF Specifications

For switch, it should have larger P1dB to not degrade the ACLR or damage the switch itself. The output power should be at least 26dBm (29dBm for 500mW/port) count on the loss of antenna filter so it must have low loss. Also the isolation needs to be high to protect the LNA. Higher HD2 and HD3 are needed to reduce the out of band emissions.

Frequency band	Band 41	Band 78	Additional Information
Loss	<0.8dB	<0.8dB	
P1dB	>36dBm	>36dBm >39dBm(500mW/port)	
Input return loss	<-15dB	<-15dB	
Output return loss	<-15dB	<-15dB	
Switching Speed	<lus< td=""><td><1us</td><td></td></lus<>	<1us	
Isolation	>30dB	>30dB	
HD2	>70dBc	>70dBc	CW 27dBm
HD3	>70dBc	>70dBc	CW 27dBm

Table 2-22: RF Switch Requirements

10

11

12 13

1

2

3

4

5 6

7

8

b. Hardware Design

RF Com is the input port of the switch, also can be the output of the switch. RF in is the input of the switch. RF out is the output of the switch. Control 1 and control 2 are the control pin to switch the RF in to RF Com or from RF Com to RF out. Figure 2-25 shows the details.



2

3




Figure 2-25: RF Switch Reference Design Diagram



2.3.2.2.5 Antenna Reference Design

The antenna is used to radiate the TX power on to the air and receive the RX power from the air. For indoor Picocell scenario, the isotropic antenna is the first choice.

a. Hardware Requirements

The following table shows the antenna requirement for the O-RU₈.

6 7

1

2

3

4

5

Table 2-23: Antenna Requirements

Frequency band	Band 41	Band 78
VSWR	≤1.8	≤1.8
Power capacity	≥1 W	≥2 W
Gain	≥2 dBi	≥2.5 dBi
Beam width on vertical direction	≥35°	≥35°
pattern roundness on horizontal direction	$\pm 3 \text{ dB}$	$\pm 3 \text{ dB}$

8 9


10

11

b. Hardware Design

One possible choice of the isotropic antenna is the whip antenna. Following figure shows a design of one kind of whip antenna.

12



13

Figure 2-26: Whip Antenna

14 2.3.3 Synchronization and Timing

The purpose of the Clocking device is to accept the network reference clock, typically 1 PPS, and generate a jitter free reference clock(s) for other devices in the system including the RF transceiver and digital block. The clock is typically



part of an IEEE 1588 implementation either controlled by an external stack or implemented in the clock device itself
 which could be part of the baseband implementation.



a. Hardware Requirements

Hardware requirements are:

• Interface Requirements: The interface requirements of the transmit Clocking are listed in Table 2-24.

Item Name	Description	
Reference Clock Input	The clock device should receive a network reference clock from the FPGA/ASIC. This typically could be a 1pps, 10 MHz or other standard reference as determined by the specific implementation. More than one input is allowed that may be selected between when the reliability of one reference is compromised. Standard differential clocking should be used to preserve signal integrity.	
Control	Control of the transceiver is by way of 3 or 4 wire SPI or IIC functioning as a slave. Support for 1.8V control is required and tolerance of 3.3V is preferred. Typically, the clock devices will be part of an IEEE1588v2 protocol loop controlled by way of this control interface or other GPIO lines as required by the hardware implementation.	
Clock Outputs	One or more clock outputs are required to drive the digital device and transceiver clock inputs. Each output should be independently programmable in frequency to suit the application. The outputs should nominally be differential to preserve clocking edge and to maximize tolerance of high common mode signals.	
RF Inputs	RF inputs should support 50 ohm or 100 ohms, single ended or differential signalling to match the transceiver output.	

Table 2-24: Interface requirements of the clocking

6 7

1

2

3

4

5

- Power Dissipation: Total dissipation should be about less than 2W.
- RF Specifications: Clocking RF requirements are given in the following table.

9

8

Table 2-25: Clocking RF requirements

Absolution Phase Noise, Dual Loop Mode - LVDS OUTPUT	Typical	Additional Information
f _{OUT} = 122.88 MHz		Example is using an external 122.88 MHz VCXO (Crystek CVHD-950); reference = 122.88 MHz; channel divider = 10 or 1; PLL2 loop bandwidth (LBW) = 450 kHz.
10 Hz Offset	-86 dBc/Hz	
100 Hz Offset	-106 dBc/Hz	
1 kHz Offset	-126 dBc/Hz	
10 kHz Offset	-135 dBc/Hz	
100 kHz Offset	-139 dBc/Hz	
800 kHz Offset	-147 dBc/Hz	



-148 dBc/Hz	
-157 dBc/Hz	
-158 dBc/Hz	
Typical	
	Example is using an external 122.88 MHz reference (SMA100A generator); reference = 122.88 MHz; channel divider = 10; PLL2 LBW = 450 kHz.
-111 dBc/Hz	
-113 dBc/Hz	
-123 dBc/Hz	
-135 dBc/Hz	
-140 dBc/Hz	
-147 dBc/Hz	
-148 dBc/Hz	
-157 dBc/Hz	
-157 dBc/Hz	
	Example is using an external 122.88 MHz source driving VCXO inputs (distribution section only, does not include PLL and
Typical	VCO)
79 fS	Integrated BW = 200 kHz to 5 MHz
101 fS	Integrated BW = 200 kHz to 10 MHz
140 fS	Integrated BW = 12 kHz to 20 MHz
187 fS	Integrated BW = 10 kHz to 40 MHz
189 fS	Integrated BW = 1 kHz to 40 MHz
176 fS	Integrated $BW = 1 MHz$ to 40 MHz
	Typical -111 dBc/Hz -113 dBc/Hz -123 dBc/Hz -123 dBc/Hz -135 dBc/Hz -140 dBc/Hz -140 dBc/Hz -147 dBc/Hz -147 dBc/Hz -157 dBc/Hz -157 dBc/Hz Typical 79 fS 101 fS 140 fS 187 fS 189 fS



2

3

4

5

6 7

8

9

10

11 12

13

14 15

16

17 18

19

20

21

b. Hardware Design

For the clocking function, it is usually performed by a synchronization IC which may include one or more PLLs. And it also can supply numbers of output port to support different frequency clocking.




Figure 2-27: PLL Reference Design Diagram

REFA and REFB are differential reference clock inputs from the source to be cleaned up and used as the system reference. REF_SEL is the control pin used to select between REFA and REFB signals. LF1 is PLL1 external loop filter. VCXO_VT is the VCXO control voltage. This pin is connected to the voltage control pin of the external VCXO. VCXO IN are differential signals from the external VCXO. These typically can be configured for single ended operation as well. LF2 CAP is the external loop filter capacitor for loop 2. This cap is connected between this pin and LDO_VCO pin. LDO_VCO is the on-chip LDO regular decoupling for the VCO. RESET(bar) is an active low pin to reset the internal logic to their default states. CS(bar) is an active low chip select for serial control. SCLK/SCL is a serial control port clock for both SPI and I2C. SDIO/SDA is a bidirectional serial data pin for both SPI and I2C. SDO is the serial data out pin for 4-wire mode. OUT0 through OUT13 are differential programmable output clock signals. These are the primary outputs of this device and provide high performance clock signals to the transceiver, baseband device and other key elements. This device is also responsible for providing SYSREF to various devices in the system if required. It may also use an external SYSREF as a source that may be retimed for local timing if necessary. STATUS0/SP0 is a lock detect and other status signal. STATIS1/SP1 is a lock detect and other status signal. SYSREF IN is an external SYSREF input clock is a differential input representing the JESD204 synchronization from the external source.

22



1 2.3.4 External Interface Ports

a. Hardware Requirements

The following table shows the external ports or slots provided by O-RU₈.

3

2

Table 2-26: External Port List

Port Name	Feature Description	
Fronthaul interface	One 10Gbps SFP+ transceiver interface	
	Or one RJ45 Ethernet interface	
Debug interface	RJ45 for debug usage	
Power interface	Two-pin male plug for power cable	

5

6

7

8

9

10

11 12

b. Hardware Design

• SFP+ case and connector: The SFP+ case and connector are standardized component on the market; following figure describe the form factor of one SFP case which is integrated with connector.




Figure 2-28: SFP+ case and connector



• RJ45 Ethernet interface: The RJ45 Ethernet interface is standardized component on the market; following figure describe the form factor of one RJ45 interface.




Figure 2-29: RJ45 interface

5 2.3.5 Mechanical

6 The shell of $O-RU_8$ is showing in the following figure. The $O-RU_8$ should be quiet, so it depends on the natural heat 7 dissipation method. Usually the bottom of the shell is built by metal. All hot component should make its surfaces 8 contact to metal shell through thermal pad.

9

3 4

1 2






Figure 2-30: O-RU₈ Shell Mechanical Diagram



2.3.6 Power Unit

1

2

3

4

5

6 7

8

9

For Picocell, for the power solution of the O-RU₈ can be over Ethernet cable (cat5E, cat6A) by POE (POE+, POE++) or directly power cable with fibre. And for the board power solution, LDO and DCDC can be used.

a. Hardware Requirements

For PA unit, it should have larger enough gain to reduce extra driver amplifier for cost and PCB space. The output power should be at least 27dBm count on the loss of switch and antenna filter. The ACLR should larger than 47dBc according to the related 3GPP test mode. To reduce the power consumption, DPD is needed. And the P1 dB requirement is closely related to the DPD algorithm.

Table 2-27: Power unit requirement for 2T2R and 4T4R O-RU

Module	Power consumption			
	2T2R	4T4R	Unit	
FPGA	8	9	W	
Transceiver	5.74	11.48	W	
PLL	1.78	1.78	W	
РА	5	10	W	0.75 TDD ratio
LAN	0.15	0.3	W	0.25 TDD ratio
Ethernet PHY	1	1	W	
DDR	0.9	0.9	W	
Flash	0.1	0.1	W	
others	1.65	1.65	W	
component total power consumption	24.3	36.2	W	
O-RU ₈ power consumption	28.6	42.6	W	on board power efficiency 0.85


Table 2-28: Power unit function

Function	Priority	
Enable/Disable	Mandatory	
Power good	Optional	
Input voltage	Mandatory	48V
Output voltage	Mandatory	0.85V 1.2V 1.3V 1.5V 1.8V 2.5V 3.3V 5V 12V etc.



b. Hardware Design

The block diagram of POE reference design is shown in Figure 2-31. Data Pair and Spare Pair are the POE connections on the data transformers used to source the power over Ethernet. V_{AUX} is a local backup power source if desired. Isolated Output is the isolated raw output from the POE sub-circuit.



7

6

1

2

3 4

5

8

9 2.3.7 Thermal

10 $O-RU_8$ will use passive cooling.

11 2.3.7.1 Environmental and Regulations

- 12 The O-RU₈ hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. Table
- 13 2-29 lists the environmental related features and parameters.
- 14

Figure 2-31: POE Reference Design Diagram

Item Name	Description
Operating Temperature	$-5^{\circ}C$ to $+55^{\circ}C$
Non-operating Temperature	-40°C to 70°C
Operating Relative Humidity	8% to 90% (non-condensing)
Non-operating Relative Humidity	5% to 95% (non-condensing)



2 2.4 FHM₈ Hardware Reference Design


The FHM₈ is used to bridge the connation between $O-DU_8$ and $O-RU_8$. It needs to power the $O-RU_8$ and reduces the front haul bandwidth.

5 2.5 FHM₈ High-Level Functional Block Diagram

Figure 2-32 shows the FHM₈ block diagram for this reference design. Following sections below describe the functionality, interface and performance for each respective block of the Digital Processing Unit. As device integration is an ongoing activity, chip boundaries may be fluid and some functionality may move from one block to another or entire functionalities may be absorbed into other blocks. The sections below describe the functional blocks independent of which physical device they may reside in.

11

1



12

13 14 Figure 2-32: FHM₈ General Block Diagram



1	2.6 FHM ₈ Hardware Components					
2	2.6.1 Digital Processing Unit					
3	The FHM ₈ need a lot of high speed interface. And for the shared cell application, the uplink need combining function.					
4	i. FPGA Solution Des	<u>ign 1</u>				
5	In this section, the requ	irement and refer	rence design based on FPGA are described.			
6	a. <u>FPGA</u> Require					
7	The requirements are a	s follows:				
8	• In	nterface requireme	ent			
9		Table	2-30: Interface requirements of the FPGA			
		Item Name	Description			
		SerDes lane	At least 8 lanes of bi-direction10Gb SerDes			
		Serbes mile	At least 2 lanes of bi-direction25Gb SerDes			
10			·			
11	b. <u>FPGA</u> Design					
12			eed interfaces and the digital signal processing. The main chipset is based on			
13 14		FPGA with ARM multi-core processor while FPGA is responsible for high speed data processing and ARM cores are mainly for configuration and management.				
15	The FPGA function	The FPGA function is shown below:				
16	For the uplink processing, the CPRI interface module is used to receiver CPRI link form O-RU8 and generate the					
17	reference frequency and time slot for time and frequency synchronization. Then the CPRI de-frame module get the					
18	uplink IQ bit stream of the time domain the carrier from O-RU ₈ . If the uplink IQ stream is compressed, then it					
19			o translate them into original bit width.			
20	After that all the O-RU ₈ uplink IQ streams are combined together and the precondition for the combine function is					
21		that each stream from different O-RU ₈ are aligned in time domain.				
22 23		If the FHM_8 can support two separate cells then the two cell uplink signal should be aggregated or interleaved together. Then capture the IQ streams in the CPRI frame and transmitted by CPRI interface to the O-DU ₈ .				
24 25	For the downlink processing, the procedure is much the same with uplink but with an inverse sequence. The difference is that the downlink signal is duplicated with 8 copies and sends to different O-RU ₈ .					

There is also a CPRI OAM module; actually this module will work with the processor (Arm) to accommodate the 26 27 OAM of different O-RU₈ and the FHM₈ itself.






Figure 2-33: FHM₈ Digital Processing Block Diagram

The resource needed for the FPGA is listed below:

4

1

2

3

Device	FF	LUT	URAM	BRAM	DSP
IQ MUX	1000	1000	0	0	0
Cascade	2000	2000	0	0	0
IQ combine	2000	2000	0	32	0
CPRI deframe*9	45000	45000	0	0	0
CPRI frame*9	45000	45000	0	0	0
Fronthaul(CPRI)x1 0	47500	31000	0	10	0
compress*1	3000	3000	0	24	32
de_compress*8	24000	24000	0	192	208
ethernet_cm	3000	3000	0	15	0
Other	20000	15000	0	200	0



1 2.6.2 Synchronization and Timing

2 In this section we describe the internal and external timing and synchronization that are managed by this 3 entity.

- a. Hardware Requirements
 - CLK requirement

The FHM₈ may support some kinds of synchronization method:

- 1) Support GPS/GLONASS/GALILEO/BEIDOU
- So the PLL must support 1pps or CPRI CDR as the reference frequency.

Device	Description
1PPS	Supported
Synchronizer number	at least 1
Output channel	At least 5
VCO integrated	Supported

Table 2-32: Requirements of the PLL device

10

4

5

6


7

8

9

11 b. Hardware Design

12 13 This unit is to recover clock from external source and generate the synchronized clock to other devices. Upon scenarios, there will be external sync source via CPRI.



15

14

Figure 2-34: CLK reference design for FHM₈

16 For general FPGA device, each bank may have four SerDes channels. It is better to have separated CLK signal to each

bank. Three CLK signals of 122.88MHz are needed for the FHM₈. One CLK signal of 125MHz is used for FPGA

- 18 system, while one CLK signal of 250MHz is used for DDR device function. The input of the CLK module comes from
- 19 FPGA CDR function which can get reference CLK from the CPRI line rate. Usually, one PLL device integrated with
- 20 VCO is needed.



1 2.6.3 External Interface Ports

2 List and provide description of all external interfaces.

a. Hardware Requirements

The following table shows the external ports or slots provided by FHM₈.

Table 2-33: External Port List

Port Name	Feature Description	
Fronthaul interface	Eight 10Gbps SFP+ transceiver interfaces	
	Two 25Gbps SFP+ transceiver interfaces	
Debug interface	RJ45 for debug usage	
Power interface	PLUG AC FEMALE for power cable	

7

8

9

10

11 12 13

3

4 5

6

b. Hardware Design

• SFP+ case and connector

The SFP+ case and connector are standardized component on the market; following figure describes the form factor of one SFP case which is integrated with connector.




Figure 2-35: SFP+ case and connector

14

15



• RJ45 Ethernet interface

The RJ45 Ethernet interface is standardized component on the market; following figure describes the form factor of one RJ45 interface.




Figure 2-36: RJ45 interface

• Power interface

The 220V AC power connector is standardized component on the market; following figure describes the form factor of one 220V AC power connector.




Figure 2-37: AC power interface

1

9 10

12





2 2.6.4 Mechanical

The 1U rack mount chassis can contains the layout of the power unit and processing unit. The shell of FHM₈ is showing in the following figure. The power consumption of FHM₈ is huge, so it may need a fan to accelerate the heat dissipation.




Figure 2-38: Shell Mechanical Diagram

7 2.6.5 Power

8 At minimum, fully describe the power consumptions for this white box. Include all AC/DC input or outputs and their 9 ratings. Not mandatory but if you like you can add summary of all component's power requirement and overall white 10 box.

a. Hardware Requirements

- Power requirement: The power solution is divided into two parts.
 - 1. Input power module: This power module must support AC to DC conversion. Usually it converts 220V AC to 48V DC.
 - 2. Output power module: It will supply power to the O-RU₈ connected to the FHM₈ and also the device on the FHM₈ itself.
- 17

11

12

13

14

15

16

6

18

Table 2-34: Requirements of the power unit

Item	Description
Input voltage	AC:100V~264V
Output voltage	DC: 48V
Output power	At least 600W



<i>b</i> .	Hardware	Design

Describe hardware reference design for this power unit.

This unit has two main functions which are internal power supply and external/remote power supply. The input power is normally AC (100V to 250V) but DC input could be optional. For remote power supply, it will support -48V DC via either standalone cable or cat-6A cable.

- 6 Usually a separated AC-DC power supply is used for the 220V to 48V conversion. It is very common power 7 supply on the market.
- 8 It should have fan to cool itself and handle for easy plug in and out.
- 9 Then the output power is divided into two portions. One for O-RU₈ power supply, the other is for the device on 10 the FHM₈ board.
- For the on-board power solution, 48V to 12V converter is needed as standard 1/8 brick module. Then the power voltage is further changer to lower level such as 5V, 3.3V, 1.1V, 1.0V and so on by DC/DC or LDO devices.

13 2.6.6 Thermal

14 Active cooling.

15 2.6.7 Environmental and Regulations

16 The FHM₈ will fulfil the requirement in 4.6.3 of [6].

17

1 2

3

4 5



Annex 1 Parts Reference List

According to WG7 scope and charter, component selection for example implementation of white box hardware is
allowed for WG7 but would not be mandatory in any Specification.

4

1

Recommended O-DU₈ parts reference is given in table below:

No.	Part Number	Descriptions
1	Intel® Xeon® Processor D-2183IT	Intel® Xeon® Skylake D D-2100 SoC processor
2	Intel® I350	Intel® 1GbE x4 Ethernet controller
3	Intel® X557-AT2	Intel® 10GbE x2 Ethernet controller
4	Intel® I210	Intel® 1GbE Ethernet controller
5	ASPEED® AST-2500	ASPEED® BMC controller
6	UniIC® SCQ08GU03H1F1C-26V	UniIC® DDR4 8GB
7	Powerleader® MTFDDAK480TDC- 1AT1ZABYY	Powerleader® SSD 480GB
8	Accelink® RTXM228-551	Accelink® 10Gbps Optical module



Annex 2 CPRI specification reference design

3

4

5 6

12

2

1

A2.1Scope

The present document specifies the CPRI Control Plane, User Plane and Synchronization Plane management plane protocols used over the fronthaul interface in 5G-NR.

7 A2.2Reference

8 The following documents contain provisions which, through reference in this text, constitute provisions of the 9 present document.

References are either specific (identified by date of publication, edition number, version number, etc.) or
 non-specific.

- For a specific reference, subsequent revisions do not apply.

For a non-specific reference, the latest version applies. In the case of a reference to a 3GPP document (including
 a GSM document), a non-specific reference implicitly refers to the latest version of that document in Release 15.

15 [1] 3GPP TR 21.905: "Vocabulary for 3GPP Specifications"

16 [2] Interface Specification: "CPRI Specification Common Public Radio Interface (CPRI)", V7.0, October 2015.

17 A2.3Definitions and Abbreviations

For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [1] and the following apply. A term defined in the present document takes precedence over the definition of the same term, if any, in 3GPP TR 21.905 [1].

Abbreviations	Full name
C&M	Control and Management
CPRI	Common Public Radio Interface
LOF	Lost of Frame
LOS	Lost of Signal
LSB	Least Significant Bit



M-Plane	Management Plane
MSB	Most Significant Bit
O-DU ₈	O-RAN Distributed Unit
FHM ₈	Fronthaul Multiplexer
O-RU ₈	O-RAN Radio Unit
RAI	Remote Alarm Indication
S-Plane	Synchronization Plane
SAP	Service Access Point
SDI	SAP Defect Indication
U-Plane	User Plane

A2.4High Level Description

A2.4.1 System Architecture

2

3

4 5

6

7

8

This specification defines the protocol of the fronthaul interface for 5G indoor picocell system.

5G digital indoor distribution system is composed of O-DU₈, FHM₈ and O-RU₈, providing wireless network access function for users. Optical fiber is used to carry signals between O-DU₈ and FHM₈, and photoelectric composite cable or network cable can be used to carry signals between FHM₈ and O-RU₈. Due to upgrade evolution, cost and other considerations, optoelectronic composite cable connection is preferred between FHM₈ and O-RU₈.

Each functional entity in the system architecture is defined as follows:


9 O-RAN Distributed Unit (O-DU₈): A O-DU₈ logical node that includes the eNB/gNB functional subset with
 10 Split-8x listed in Section 4.2. Mainly realize the modulation and demodulation of baseband signals.

O-RAN Radio Unit (O-RU₈): A O-RU₈ logical node that includes the eNB/gNB functional subset with Split-8x listed in Section 4.2. Realize the transmission and reception of radio frequency signals. Receive the downlink signal from the FHM₈, modulate it into a radio frequency signal and then transmit it through the antenna; receive the radio frequency signal from the antenna, perform corresponding signal processing, and send it to the O-DU₈ through the FHM₈ for processing.

16 O-RAN FHM₈: Work with O-DU₈ and O-RU₈. Receive downlink data sent by O-DU₈ and transmit to O-RU₈ after 17 shunt processing; the uplink data sent by O-RU₈ is sent to O-DU₈ after a certain junction processing to realize 18 communication with O-DU₈.



This specification is based on option 8 CPRI fronthual interface, which can be applied to the interface between O-DU₈ and FHM₈, as well as the interface between FHM₈ and O-RU₈. The system architecture is shown in following figure.



1

5

6

7 8

4


Figure Annex2-1: system architecture

A2.4.2 Functional Split

There are many ways to split the function between O-DU₈ and O-RU₈. This specification adopts the Option 8 of O-RAN functional split option.



Following figure shows the functional split of the Option 8. In order to show the split point more intuitively, the
 FHM₈ and O-RU₈ are regarded as a whole, which is represented by O-RU₈ in the figure.



3

4

5

6

7

8

9

10

11

13

14

16

Figure Annex2- 2: option 8 functional split

A2.4.3 Data Flow

In order to exchange information between $O-DU_8$ and $O-RU_8$, the data flows required by the fronthaul interface based on the split option 8 can be categorized as follows. Moreover, Table 1 shows the content mapping of the data flow. ID in the table below is just for ease of description.

- User Plane
 - Data flow 1a: IQ data flow in DL time domain;
 - Data flow 1b: IQ data flow in UL time domain.
- 12 Control Plane
 - Data flow 2a: Real-time control command issuance;
 - Data flow 2b: Real-time information reporting from lower layers.
- 15 Synchronization Plane
 - Data flow S: Synchronization information.
- 17 Management Plane



Data flow M: Management information.



1



4

5

6

7

8




Figure Annex2- 3: Fronthual data flow

Plane	ID	Name	Content
User Plane	1a	IQ data flow in DL time domain	IQ data flow in DL time domain
User Plane	1b	IQ data flow in UL time domain	IQ data flow in UL time domain
Control Plane	2a	Real-time control information	Ethernet speed configuration, RESET command, etc
Control Plane	2b	Real-time information reporting	Power failure alarm, LOS, LOF, etc
Synchronization PlaneSSynchronization information			Super frame start indicator, HFN,BFN
Management Plane	М	Management information	Parameter configuration, file management, fault management, etc

A2.5Interface Protocol Overview

Copyright © 2021 O-RAN ALLIANCE e.V.



Based on the CPRI protocol, refer to section 4.1 of the CPRI v7.0 specification, which is divided into user plane, control plane, synchronization plane and management plane.

The user plane is carried by IQ data. The control plane transmits real-time control information, which is mainly carried by the vendor's specific control words and the L1 inband protocol. The synchronization plane ensures the stability of clock recovery through the assistance of line coding, and at the same time transmits time information through the control word. The management plane is carried by Ethernet.

7


1 2

3

4

5

6



8

9

Figure Annex2-4: Interface protocol architecture

A2.6 Functional Requirements 10

A2.6.1 Supported Scenarios 11

12 This specification supports CPRI interface to carry 5G NR single-mode transmission. The specific scenarios supported include but are not limited to: 13

- 14 The CPRI interface carries a single or two 5G NR cells with a 50MHz bandwidth of 2T2R. 1. The CPRI interface carries a single or two 5G NR cells with a bandwidth of 50MHz and 4T4R. 15 2. The CPRI interface carries a single or two 5G NR cells with a bandwidth of 100MHz (or 80MHz) and 16 3. 17 2T2R. 4. The CPRI interface carries a single or two 5G NR cells with a bandwidth of 100MHz (or 80MHz) and 18 19 4T4R. 5. The CPRI interface carries four 5G NR cells with a bandwidth of 100MHz (or 80MHz) and 2T2R. 20 21 This specification also supports CPRI interface to carry 5G NR and 4G LTE dual-mode transmission. The specific 22 scenarios supported include but are not limited to: 23
 - The CPRI interface carries a single 5G NR cell with 100MHz (or 80MHz) bandwidth and 4T4R and a 1.



1	single 4G LTE cell with 20MHz bandwidth and 2T2R.
2	2. The CPRI interface carries a single 5G NR cell with 100MHz (or 80MHz) bandwidth and 4T4R and two
3	4G LTE cell with 20MHz bandwidth and 2T2R.
4	3. The CPRI interface carries two 5G NR cell with 100MHz (or 80MHz) bandwidth and 4T4R and two 4G
5	LTE cell with 20MHz bandwidth and 2T2R.
6	A2.6.2 Line Bit Rate
7	This specification only selects part of the line bit rates and line coding method from the CPRI specification. This
8	specification focuses on the scenario with the maximum capacity that a line rate can carry, that is, only the upper limit
9	is specified.
10	1. CPRI line bit rate option 10: 24330.24Mbps, 64B/66B line coding (48 x 491.52 x 66/64 Mbit/s).
11	Optical fiber is used for transmission, and the optical interface rate used should not be lower than 25G.
12	This rate is applicable to the following scenarios and other scenarios with lower rate requirements:
13	1) Upper limit of dual-mode: The CPRI interface carries two 5G NR cell with 100MHz bandwidth and 4T4R
14	and two 4G LTE cell with 20MHz bandwidth and 2T2R.
15	2) Upper limit of single-mode: The CPRI interface carries two 5G NR cell with 100MHz bandwidth and
16	4T4R.
17	2. CPRI line bit rate option 9: 12165.12Mbps, 64B/66B line coding (24 x 491.52 x 66/64 Mbit/s).
18	Optical fiber is used for transmission, and the optical interface rate used should not be lower than 12.5G.
19	This rate is applicable to the following scenarios and other scenarios with lower rate requirements:
20	1) Upper limit of dual-mode: The CPRI interface carries a single 5G NR cell with 100MHz bandwidth and
21	4T4R and two 4G LTE cell with 20MHz bandwidth and 2T2R.
22	2) Upper limit of single-mode: The CPRI interface carries a single 5G NR cell with 100MHz bandwidth and
23	4T4R.
24	3. CPRI line bit rate option 8: 10137.6Mbps, 64B/66B line coding (20 x 491.52 x 66/64 Mbit/s).
25	If optical fiber and photoelectric composite cable are used for transmission, the optical interface rate should not be
26	lower than 10G. If a network cable is used for transmission, the electrical interface should support a rate of 10GE or
27	above. (This specification temporarily does not make mandatory requirements for electrical interface transmission and
28	its transmission format.)
29	This rate is applicable to the following scenarios and other scenarios with lower rate requirements:
30	1) Upper limit of dual-mode: The CPRI interface carries a single 5G NR cell with 100MHz bandwidth and
31	4T4R and a single 4G LTE cell with 20MHz bandwidth and 2T2R.
32	2) Upper limit of single-mode: The CPRI interface carries a single 5G NR cell with 100MHz bandwidth and
	Copyright © 2021 O-RAN ALLIANCE e.V. 77



4T4R.

2 A2.6.3 Network Form

This specification supports two topologies: star topology and chain topology.

Star topology means that one O-DU₈ can connect to multiple FHM₈s, and one FHM₈ can connect to multiple O-RU₈s.

Chain topology means that FHM₈ can be cascaded.

8

1

3

4 5

6

7

- 9

10 A2.6.4 Frame Synchronization

11 Interface synchronization includes providing accurate frame information, and the FHM_8 also needs to provide 12 frame information to subordinate FHM_8 and $O-RU_8$. The frame timing information is calibrated by $O-DU_8$ at regular 13 intervals to ensure the normal operation of the entire system.

A2.6.5 IQ Bit Width of User Plane

User plane data is transmitted in the form of IQ data with a width of 16 bits. However, due to the actual bandwidth requirements, IQ data compression technology is required. The compression algorithm and compression ratio are shown in Chapter 8.2.

18 A2.6.6 Link Maintenance

Four link-related alarms are defined in the CPRI Specification: LOS, LOF, RAI and SDI. For details, please refer
 to the CPRI v7.0 specification, section 4.2.10.

A2.6.7 Hot Plug Function

Support hot plug function, that is, during $O-DU_8$ operation, the CPRI interface can still resume normal communication after the FHM₈ is unplugged and plugged. During the operation of the FHM₈, after the O-RU₈ connected to it is unplugged and plugged, the CPRI interface between of them can still resume normal communication.

A2.6.8 Working Mode

26

In this specification, the CPRI interfaces can be applied to interfaces in the following connection modes:



1	1. O-RU ₈ connected to FHM_8
2	2. FHM_8 connected to O-DU ₈
3	3. FHM_8 cascaded to FHM_8
4	A2.7Performance Requirement
5	A2.7.1 Synchronization
6	Refer to CPRI V7.0 specification, section 4.2.8.
7	A2.7.2 Link Delay Accuracy
8	Refer to CPRI V7.0 specification, section 4.2.9.
9	
10	
11	A2.7.3 Bit Error
12	Refer to CPRI V7.0 specification, section 4.2.6.
13	A2.7.4 Layer 1 Start-up Timer
14	Refer to CPRI V7.0 specification, section 4.5.2.
15	A2.8Interface physical layer
16	A2.8.1 Frame structure
17	The frame structure refers to cpriv 7.0 specification, section 4.2.7. As shown in the figure below.








Figure Annex2-5: CPRI frame structure

The length of a basic frame is 1 TC = 1 / FC = 1 / 3.84 MHz = 260.416667ns. A basic frame contains 16 words, and the corresponding index is w = 0...15. The length t of each word is related to the corresponding line rate. Each bit in each word has an index B, B = 0 is LSB, B = T-1 is MSB. Every byte in a word is indexed by Y, B = 0 is the LSB of y = 0, B = 7 is the MSB of y = 0, B = 8 is the LSB of y = 1, and so on.

When the line rate is 10137.6Mbps, the range of Y is $0 \sim 19$. When the line speed is 12165.12Mbps, the range of Y is $0 \sim 23$. When the line rate is 24330.24Mbps, the range of Y is $0 \sim 47$.

CPRI[M	[bit]	Control word length[bit]	BYTES# Control word
bit/s]			contains BYTES
10137.6	T=160	Tcw=128	47 V 0 47 V 1 47 V 2 47 V 2
10137.0	1-100	1CW-128	#Z.X.0,#Z.X.1,#Z.X.2,#Z.X.3,
12165.12	T=192		#Z.X.4,#Z.X.5,#Z.X.6,#Z.X.7,#Z.X.
12105.12	1 192		8,#Z.X.9,#Z.X.10,#Z.X.11,#Z.X.12,
24330.24	T=384		#Z.X.13,#Z.X.14,#Z.X.15



6

7 8

9

1 According to CPRI protocol, the first Tcw bits of the first word (w = 0) in each basic frame are used as control 2 words. If Tcw is less than t, the remaining T-Tcw bits in the word w = 0 can be used to transmit real-time control 3 information.

4 A2.8.2 IQ data compression

In the specification, we stipulate that IQ data compression is implemented by block floating point compression algorithm, the specific algorithm is listed in the appendix A.1, after compression the bit width of IQ data is eight bits.

The unit of IQ compression is called a compression block. The corresponding compression information bit width (shared exponent of compression block) is four bits in each compression block.

In the specification, all samples of same antenna-carrier in a basic frame are treated as a compression block.

Take an antenna-carrier of one NR cell of 100MHz bandwidth for example, compression block contains 32 samples of IQ data. If CPRI is carrying four antennas of an NR cell, there are four compression blocks in a basic frame.

Take an antenna-carrier of one LTE cell of 20MHz bandwidth for example, compression block contains 8 samples of IQ data. If CPRI is carrying two antennas of an LTE cell, there are two compression blocks in a basic frame.

A2.8.3 IQ data mapping

The unit of IQ data mapping is a basic frame, the total area starts form W=1,Y=0,which contains compression information (shared exponent of compression block), IQ data and automatic gain control(AGC) in basic frame.

In this specification there are default mapping modes of IQ data in different scenarios, which are listed in the appendix B. Start position and end position for IQ data and compression information data for each antenna are configured by M plane parameters.

Samples of each antenna-carrier, compression information data of each compression block and arrangement of
 bits of AGC should follow the rules below.

- I. IQ data. In one sample of antenna-carrier, the bits of I data and the bits of Q data arrange alternately. As
 shown in the figure 6, I0 is LSB, I7 is MSB.
- 26 2. Compression information data. The arrangement of bits in compression information data is shown in the
 27 figure 7. E0 is LSB, E3 is MSB in this.



3. Automatic gain control (AGC) data. We use four bits of binary data to describe the link gain of each antenna, Zero corresponds to the maximal link gain. Every time the receiving link gain go down by 2db, the AGC value go up by 1. The field should be filled with default value 0 if it's not used. The internal bit sequence is the same as bit sequence of compression information, as shown in the figure 7, in which E0 is LSB,E3 is MSB.

10	B=0
Q0	B=1
11	B=2
Q1	B=3
12	B=4
Q2	B=5
13	B=6
Q3	B=7
14	B=8
Q4	B=9
15	B=10
Q5	B=11
16	B=12
Q6	B=13
17	B=14
Q7	B=15

5

6

1 2

3

4

Figure Annex2-6: IQ arrangement in one sample

Compression	EO	B=0
information of the first	E1	B=1
compressed block	E2 E3	B=2 B=3
Compression	EO	B=4
information for the	E1	B=5
second compression	E2 E3	B=6 B=7

Figure Annex2-7: Bit Arrangement in Compression Information

9 A2.8.4 Superframe Structure

Refer to section 4.2.7.3 of CPRI v7.0 specification.

11

10

7

8

12

13 A2.8.5 Subchannel Definition

14 Refer to section 4.2.7.4 of CPRI v7.0 specification

15 A2.8.6 Synchronize Data



1	Refer to	o section 4.2.7.5 o	of CPRI v7.0 spe	ecification		
2	A2.8.7	L1 inband	protocol			
3	Refer to	o section 4.2.7.6 o	of CPRI v7.0 spe	ecification.		
4	A2.8.8	C&M data	channel			
5	This sp	pecification supp	ort C&M chann	nel option 2 in CPRI protocol: Fast C&I	M channel that is based	on
6	Ethernet. Th	e initial position	of Ethernet chan	nel is indicated by pointer p in the hyper	frame. Pointer p is carried	by
7		-		.0 specification about the definition of poin	-	5
8	In this s	specification, the	value of pointer	p is fixed value 20.		
9	A2.8.9	Reserved	control wo	rd		
10	In orde	r to ensure the ex	ctensibility of fut	ture protocols, some control words need to	be retained. Refer to secti	on
11	4.2.7.8 of Cl	PRI v7.0 specific	ation.			
12	A2.9Da	ata link lay	/er			
13	The dat	ta link layer supp	oorts fast C&M c	hannel. For the definition of fast C&M ch	annel, please refer to secti	on
14	4.2.7.7.2 of	CPRI v 7.0 speci	fication.			
15	The dat	ta rate of fast C&	M channel (i.e. E	Ethernet rate) is shown in the table below.		
16						
17						
18						
19						
20						
21						
22			Table A	nnex2-3 Fast C&M Channel Rate		
		CPRI	[bit]	Control word contains BYTES#	[Mbit/s]	
		[Mbit/s]	Control		Ethernet	

Copyright © 2021 O-RAN ALLIANCE e.V.

Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ

word length

83

rate

bit



			[Mbit/s]
			(#Z.194.0
			=rr010100)
10137.6,	128	#Z.X.0,#Z.X.1,#Z.X.2,#Z.X.3,#Z.X.4,#	337.92
12165.12,		Z.X.5,#Z.X.6,#Z.X.7,#Z.X.8,#Z.X.9,#Z.X.10	
24330.24		,#Z.X.11,#Z.X.12,#Z.X.13,#Z.X.14,#Z.X.15	

2

4

5


6

7 8

A2.10 Appendix - Compression Methods

3 A2.10.1 Block floating point compression

The following is the representation of block floating point compression. I sample data of each compression unit and Q sample data of each compression unit are converted to floating point data. A original compression unit contains several (for example 32) sample data that are represented by fixed bit width and signed integers. Each IQ sample is represented by sign and mantissa (for example 8 bits) and a shared exponent (see figure 8) in compressed compression unit.



Copyright © 2021 O-RAN ALLIANCE e.V.



2	A2.10.2 Block floating point compression algorithm
3	The following is the pseudocode for a reference implementation of the compression algorithm.
4	Input
5	• fBlock - Original data block that is of the size of a compression block, for example,32 samples with the
6	original word length, each sample contains a 16 bits I sample data and a 16 bits Q sample data.
7	• iqWidth - Compressed word length (contains signed bit), for example, compressed I and Q are
8	respectively represented by 8 bits.
9	Output:
10 11 12	 cBlock - Compressed data block. The size is a compression block, for example, 32 samples with the original word length exponent – shared exponent of compression block. I and Q samples use the same exponent which contains
13	expWidth bits. For example, $expWidth = 1 + log2(16-8) = 4$;
14	
	//Findmaxandmin $maxV = max(Re(fBlock), Im(fBlock)), minV = min(Re(fBlock), Im(fBlock))min$
	//Determinemaxabsolutevalue $maxValue = max(maxV, minV -1)$ (msb of negative value can be one higher)value
	$// Calculate exponent raw_exp = [floor(log_2(maxValue) + 1)] (msb of maxValue)$
	// Calculate shift value and limit to positive exponent = $max(raw_exp - iqWidth + 1, 0)$
	$\frac{1}{scaler = 2^{-exponent}}$ Determine right shift value
	For iSample = 1:length(fBlock)
	//Scale and round:
	$Re(cBlock(iSample)) = Quantize (scaler \times Re(fBlock(iSample))) /* mult. could be bit-shift, Quantize could be or-round */$

Im(cBlock(iSample)) = Quantize (*scaler* × Im(fBlock(iSample))) /* mult. could be bit-shift, Quantize could be or-round */

End

15

16

A2.10.3 Block floating point decompression algorithm



1	The following is the pseudocode for a reference implementation of the decompression algorithm.
2	Input:
3	• cBlock - Compressed data block, which contains, for example, 32 samples with word width iqWidth.
4	• exponent - Compressed data block 's shared exponent.
5	Output:
6	• fBlock - Decompressed data block, for example, 32 samples with the original word length, each sample
7	contains a 16bits I sample data and a 16bits Q sample data.
8	
	//Determine scaler scaler = 2 ^{exponent}
	For iSample = 1:length(cBlock)
	//Scale
	$Re(fBlock(iSample)) = scaler \times Re(cBlock(iSample))$ /* this could be replaced with a bit-shift operation */
	<i>Im</i> (fBlock(iSample)) = <i>scaler</i> × Im(cBlock(iSample)) /* this could be replaced with a bit-shift operation */
	End

12

10 A2.11 Appendix - Typical mode of IQ mapping

A2.11.1 IQ mapping mode(line bit rate of 10137.6Mbps)

This article presents the IQ mappings modes at a line bit rate of 10137.6Mbps for different scenarios.

Scenario 1: One 5G cell with 4T4R antennas and 100M/80M bandwidth at line bit rate of 10137.6Mbps and one 4G cell with 2T2R antennas and 20M bandwidth at line bit rate of 10137.6Mbps, whose IQ data mapping mode is shown in the figure below. The W=1, #Z.X.0-2 area is compression information data(compression block 's shared exponent) area, The W=15, #Z.X.17-19 area is AGC area. The order of data for antennas in each of these two areas is the same as the order in IQ data area.



	#Z.X.0 #Z.X.1			AXC6	AXC16	AXC26	AXC4	AXC14	AXC24	AXC2	AXC12	AXC22	AXC0	AXC10	AXC20	АХСЗО	AXC0
	#Z.X.1 #Z.X.2			AXC7	AVC17	AXC27	AVCE	A V C 1 5	A V C 25	AVC2	AVC12	AXC23	AYC1	AVC11	AXC21	AVC21	AVC1
	#Z.X.3	R	R	AAC7	ANCII	AAC27	AACS	AVCID	AAC25	AACS	AVCIO	AAC23	AVCI	ANCII	ANCZI	ANCOI	ANCI
	#Z.X.4	R	R	AVC0	AVC10	A V C 20	AVCE	AVC16	AVCOR	AVCA	AVC14	AXC24	4×02	AVC12	AXC22	AYC0	AVCO
	#Z.X.5	R	R	AACO	ANCIO	AAC20	AACO	AVCIO	AAC20	AAC4	AAC14	AAC24	AAC2	AACIZ	AACZZ	AACO	AAC2
NR A0C1	#Z.X.6	R	R	A.V.CO	AVC10	A Y C20	AVC7	AVC17	A V C 2 7	AVCE	AVOIE	AXC25	4.202	AVC12	A.V.C.2.2	AVCI	AVCO
NR A1C1	#Z.X.7	R	R	AAC9	AACI9	AAC29	AACT	AACI7	AACZI	AACS	AACIS	AAC25	AACS	AACI3	AAC23	ANCI	AACS
NR A2C1	#Z.X.8		~~	AXC10	A X C 20	A X C 20	4700	AVC10	A V C 20	AVCE	AVCIE	AXC26	4704	AVC14	AXC24	AVCO	AVCA
NR A3C1	#Z.X.9	АЛ	0	ANCIU	AAC20	АЛСЗО	АЛСО	AVCIO	AAC20	AACO	ANCIO	AAC20	АЛС4	AAC14	AAC24	AAC2	AAC4
	#Z.X.10		<u>_1</u>	AVC11	A V C 2 1	A V C 2 1	A.Y.CO	AVC10	A V C 20	AVC7	AVC17	AXC27	AVCE	AVC15	AVCOR	AVC2	AVCE
	#Z.X.11	AA		ANCII	AAC21	AACSI	АЛСЭ	ANCI9	AAC29	AACI	AACI7	AACZI	AACS	AACIS	AAC25	AACS	AACS
LTE A0C2	#Z.X.12	A.V.	\sim	AXC12	A Y C 2 2	AXC0	AVC10	A Y C 20	A V C 20	AVC0	AVC10	AXC28	AVCE	AVC16	AVC26	AVCA	AVCE
LTE A1C2	#Z.X.13	AA	02	AACIZ	ANCZZ	AACO	AVCIO	AAC20	AACSU	AACO	AVCIO	AAC20	AACO	ANCIO	AAC20	AAC4	AACO
	#Z.X.14	A.V.	~>	AVC12	AVC22	AVC1	AVC11	A V C 21	A V C 2 1		AVC10	AXC29	AVC7	AVC17	AVC27	AVCE	AVCZ
Reserved area R	#Z.X.15	AA		AACIS	AAC23	ANCI	ANCII	AACZI	ANCSI	AAC9	AACI9	AAC29	AAC7	AACI7	AAC27	AACS	AACT
	#Z.X.16		C 4	AXC14	AVC24	4202	AVC12	A V C 2 2	AVCO	AVC10	AVCOO	AXC30	4700	AVC10	AVC20	AVCE	R
AGC	#Z.X.17	AX	-4	AAC14	AACZ4	AAU2	AAC12	AAC22	AXCU	AVCIO	AAC20	AAC30	ANCS	AACI8	AAC28	AACO	
	#Z.X.18		05	AVC15	AVCOR	AVC2	AVC12	A V C 2 2	AVC1	AVC11	AVC21	AXC31	AVCO	AVC10	AXC20	AVC7	
	#Z.X.19	AX	60	AVCIP	AAC25	AXUS	AACI3	AAC23	AXCI	ANCII	AACZI	AACSI	AAC9	AACI9	AAC29	AACI	
	W-0	14/-	-1	14/-2	14/-2	M = A		MI-C	14/-7	M-0	W-0	M = 10	14/-11	W-12	W-12	M = 1.4	W-1E

W=1 W=2 W=3 W=4 W=5 W=6 W=7 W=8 W=9 W=10 W=11 W=12 W=13 W=14 W=15 W=0

Figure Annex2-10: Dual mode IQ data compression at a line rate of 10137.6Mbps

Situation 2 : IQ data compression of two neighborhoods by 2T2R with 100M/80M bandwidth at a line rate of 10137.6Mbps is shown in the figure below. The W=1, #Z.X.0-1 area is compression information data(compression block 's public index) area, The W=15, #Z.X.18-19 area is AGC area. The marshalling sequence of the internal antennas of each of the two areas is the same as marshalling sequence of antennas of IQ data area.

9

8


1

2

3

4 5

6 7



10

13

Figure Annex2-11: IQ data compression of two neighborhoods by 2T2R with 100M bandwidth at a line rate of 11 12 10137.6Mbps

Situation 3: IQ data compression of one neighborhood by 4T4R with 100M/80M bandwidth at a line rate of 10137.6Mbps is shown in the figure below. The W=1, #Z.X.0-1 area is compression information data (compression 14



1 block's public index) area, The W=15, #Z.X.18-19 area is AGC area. The marshalling sequence of the internal antennas 2 of each of the two areas is the same as marshalling sequence of antennas of IQ data area.

						_										
	#Z.X.0		AXC	6 AXC16	AXC26	AXC4	AXC14	AXC24	AXC2	AXC12	AXC22	AXC0	AXC10	AXC20	AXC30	R
	#Z.X.1															R
	#Z.X.2	R	R AXC	7 AXC17	AXC27	AXC5	AXC15	AXC25	AXC3	AXC13	AXC23	AXC1	AXC11	AXC21	AXC31	R
	#Z.X.3	R	R													R
	#Z.X.4	R	R AXC	B AXC18	AXC28	AXC6	AXC16	AXC26	AXC4	AXC14	AXC24	AXC2	AXC12	AXC22	R	R
	#Z.X.5	R	R												R	R
NR A0C1	#Z.X.6	R	R AXC	AXC19	AXC29	AXC7	AXC17	AXC27	AXC5	AXC15	AXC25	AXC3	AXC13	AXC23	R	R
NR A1C1	#Z.X.7	R	R												R	R
NR A2C1	#Z.X.8	AXCO	AXC1	0AXC20	AXC30	AXC8	AXC18	AXC28	AXC6	AXC16	AXC26	AXC4	AXC14	AXC24	R	R
NR A3C1	#Z.X.9														R	R
·	#Z.X.10	AXC1	AXC1	1AXC21	AXC31	AXC9	AXC19	AXC29	AXC7	AXC17	AXC27	AXC5	AXC15	AXC25	R	R
Reserved area R	#Z.X.11	1													R	R
	#Z.X.12	AXC2	AXC1	2 AXC22	AXC0	AXC10	AXC20	AXC30	AXC8	AXC18	AXC28	AXC6	AXC16	AXC26	R	R
AGC	#Z.X.13														R	R
	#Z.X.14	AXC3	AXC1	3AXC23	AXC1	AXC11	AXC21	AXC31	AXC9	AXC19	AXC29	AXC7	AXC17	AXC27	R	R
	#Z.X.15														R	R
	#Z X 16	AXC4	AXC1	4 AXC24	AXC2	AXC12	AXC22	AXC0	AXC10	AXC20	AXC30	AXC8	AXC18	AXC28	R	R
	#Z.X.17														R	R
	#Z.X.18	AXC	AXC1	5AXC25	AXC3	AXC13	AXC23	AXC1	AXC11	AXC21	AXC31	AXC9	AXC19	AXC29		
	#Z.X.19	1													R	
		W=1	W=2	W=3	W=4	W=5	W=6	W=7	W=8	W=9	W=10	W=11	W=12	W=13		W=15

Figure Annex2-12: IQ data compression of one neighborhood by 4T4R with 100M bandwidth at a line rate of 4 5 10137.6Mbps

Situation 4: IQ data compression of one neighborhood by 2T2R with 100M/80M bandwidth at a line rate of 6 10137.6Mbps is shown in the figure below. The W=1, #Z.X.0 area is compression information data (compression block 7 8 's public index) area, The W=15, #Z.X.19 area is AGC area. The marshalling sequence of the internal antennas of each of the two areas is the same as marshalling sequence of antennas of IQ data area. 9

10

3

	#Z.X.0			AVCE	AXC16	AVCOR	AVCA	AVC14	AVC24	R	R	R	R	R	R	R	R
	#Z.X.1	R	R	АЛСО	AACIO	AAC20	АЛС4	AAC14	АЛС24	R	R	R	R	R	R	R	R
	#Z.X.2	R	R	A V C 7	AXC17	A X C 2 7	AVOE	AVC1E	AVCOR	R	R	R	R	R	R	R	R
	#Z.X.3	R	R	AAC7	AACI7	AAC27	АЛСЭ	AVCID	АЛС25	R	R	R	R	R	R	R	R
	#Z.X.4	R	R	AYC0	AXC18	AVC20	AVCE	AVC16	A Y C 26	R	R	R	R	R	R	R	R
	#Z.X.5	R	R	AACO	ANCIO	AAC20	АЛСО	AVCIO	AAC20	R	R	R	R	R	R	R	R
NR A0C1	#Z.X.6		R	AVCO	AXC19	A Y C 20	AXC7	AVC17	AVC27	R	R	R	R	R	R	R	R
NR A1C1	#Z.X.7	R	R	АЛСЭ	AACI9	AAC29	AACT	AACI7	AAGZI	R	R	R	R	R	R	R	R
	#Z.X.8		~	AYC10	AXC20	A Y C 20	AVC0	AVC10	1 1 0 20	R	R	R	R	R	R	R	R
Reserved area R	#Z.X.9	AAU		ANCIU	AACZU	AACSU	AACO	AVCIO	AAC20	R	R	R	R	R	R	R	R
	#Z.X.10	AXC	- I	AVC11	AXC21	AVC21	AYC0	AVC10	A V C 20	R	R	R	R	R	R	R	R
AGC	#Z.X.11	AAC	1	ANCII	AACZI	AACSI	AACS	ANCIS	АЛС2Э	R	R	R	R	R	R	R	R
	#Z.X.12	AXC	~	AVC12	AXC22	AXC0	AXC10	A Y C 20	AVC20	R	R	R	R	R	R	R	R
	#Z.X.13	AAC	.2	ANCIZ	ANCZZ	AACU	AVCIO	AAC20	AACSU	R	R	R	R	R	R	R	R
	#Z.X.14	AXC	~	AVC12	AXC23	AYC1	AVC11	A Y C 21	AVC21	R	R	R	R	R	R	R	R
	#Z.X.15	AAU	~	AVCIO	AAC23	ANCI	AVCII	ANCZI	ANGSI	R	R	R	R	R	R	R	R
	#Z.X.16	AXC	~	AYC14	AXC24	AYC2	AYC12	AXC22	R	R	R	R	R	R	R	R	R
	#Z.X.17	AAC	4	AAC14	AAC24	AAC2	ANCIZ	AACZZ	R	R	R	R	R	R	R	R	R
	#Z.X.18	AXC	25	AYC15	AXC25	AYC2	AYC12	AXC22	R	R	R	R	R	R	R	R	R
	#Z.X.19	AAC		ANCID	ANC25	4703	AVCIO	AAC23	R	R	R	R	R	R	R	R	
	W=0	W=	1	W=2	W=3	W=4	W=5	W=6	W=7	W=8	W=9	W=10	W=11	W=12	W=13	W=14	W=15

11

12

13

- Figure Annex2-13: IQ data compression of one neighborhood by 2T2R with 100M bandwidth at a line rate of 10137.6Mbps
- A2.11.2 IQ mapping mode(a line rate of 12165.12Mbps) 14



Situation 1: One NR neighborhood by 4T4R with 100M bandwidth at a line rate of 12165.12Mbps and two LTE neighborhoods by 2T2R with 20M bandwidth at a line rate of 12165.12Mbps, who's the IQ data mapping mode is shown in the figure below in the situation. The W=1, #Z.X.0-3 area is compression information data (compression block's public index) area, The W=15, #Z.X.20-23 area is AGC area. The marshalling sequence of the internal antennas of each of the two areas is the same as marshalling sequence of antennas of IQ data area.

								_									
	#Z.X.0 #Z.X.1			AXC8	AXC20	AXC0	AXC12	AXC24	AXC4	AXC16	AXC28	AXC8	AXC20	AXC0	AXC4	AXC0	R
	#Z.X.2 #Z.X.3			AXC9	AXC21	AXC1	AXC13	AXC25	AXC5	AXC17	AXC29	AXC9	AXC21	AXC1	AXC5	AXC1	R
	#Z.X.4	R	R	AXC10	AXC22	AXC2	AXC14	AXC26	AXC6	AXC18	AXC30	AXC10	AXC22	AXC2	AXC6	AXC2	R
	#Z.X.5	R	R														R
NR A0C1	#Z.X.6	R	R	AXC11	AXC23	AXC3	AXC15	AXC27	AXC7	AXC19	AXC31	AXC11	AXC23	AXC3	AXC7	AXC3	R
NR A1C1	#Z.X.7	R	R														R
NR A2C1 NR A3C1	#Z.X.8 #Z.X.9	AX	CO	AXC12	AXC24	AXC4	AXC16	AXC28	AXC8	AXC20	AXC0	AXC12	AXC24	AXC4	AXC0	AXC4	R
	#Z.X.10 #Z.X.11	AX	C1	AXC13	AXC25	AXC5	AXC17	AXC29	AXC9	AXC21	AXC1	AXC13	AXC25	AXC5	AXC1	AXC5	R
LTE A0C2	#Z.X.12 #Z.X.13	AX	C2	AXC14	AXC26	AXC6	AXC18	AXC30	AXC10	AXC22	AXC2	AXC14	AXC26	AXC6	AXC2	AXC6	R
	#Z.X.14 #Z.X.15	AX	СЗ	AXC15	AXC27	AXC7	AXC19	AXC31	AXC11	AXC23	AXC3	AXC15	AXC27	AXC7	AXC3	AXC7	R
LTE A1C3	#Z.X.16 #Z.X.17	AX	C4	AXC16	AXC28	AXC8	AXC20	AXC0	AXC12	AXC24	AXC4	AXC16	AXC28	AXC0	AXC4	R	R
Reserved area R	#Z.X.18 #Z.X.19	AX	C5	AXC17	AXC29	AXC9	AXC21	AXC1	AXC13	AXC25	AXC5	AXC17	AXC29	AXC1	AXC5	R	R
AGC	#Z.X.20 #Z.X.21	AX	C6	AXC18	AXC30	AXC10	AXC22	AXC2	AXC14	AXC26	AXC6	AXC18	AXC30	AXC2	AXC6	R	
	#Z.X.22 #Z.X.23	AX	C7	AXC19	AXC31	AXC11	AXC23	AXC3	AXC15	AXC27	AXC7	AXC19	AXC31	AXC3	AXC7	R	
	W=0	W=	=1	W=2	W=3	W=4	W=5	W=6	W=7	W=8	W=9	W=10	W=11	W=12	W=13	W=14	W=15

Figure Annex2-14 : Dual mode IQ data compression at a line rate of 12165.12Mbps

8

10

6

7

1 2

3

4

5

9 A2.11.3 IQ mapping mode(a line rate of 24330.24Mbps)

This article presents the IQ mappings modes at a line rate of 24330.24Mbps for different situation.

Situation 1: Two NR neighborhoods by 4T4R with 100M/80M bandwidth at a line rate of 24330.24Mbps and two LTE neighborhoods by 2T2R with 20M bandwidth at a line rate of 24330.24Mbps, whose IQ data mapping mode is shown in the figure below in the situation. The W=1, #Z.X.0-5 area is compression information data (compression block's public index) area, The W=15, #Z.X.42-47 area is AGC area. The marshalling sequence of the internal antennas of each of the two areas is the same as marshalling sequence of antennas of IQ data area.



	#Z.X.0															R	R
	#Z.X.1		<u> </u>	AXC20	AXC12	AXC4	AXC28	AXC20	AXC12	AXC4	AXC28	AXC20	AXC12	AXC4	AXC4	R	R
	#Z.X.2			AXC21												R	R
	#Z.X.3				AXC13	AXC5	AXC29	AXC21	AXC13	AXC5	AXC29	AXC21	AXC13	AXC5	AXC5	R	R
	#Z.X.4		1	AXC22												R	R
	#Z.X.5				AXC14	AXC6	AXC30	AXC22	AXC14	AXC6	AXC30	AXC22	AXC14	AXC6	AXC6	R	R
NR A0C1	#Z.X.6	R	R /	AXC23												R	R
NR A1C1	#Z.X.7	R	R		AXC15	AXC7	AXC31	AXC23	AXC15	AXC7	AXC31	AXC23	AXC15	AXC7	AXC7	R	R
NR A2C1	#Z.X.8			AXC24											R	R	R
NR A3C1	#Z.X.9	AX	C0 1		AXC16	AXCS	AXC0	AXC24	AXC16	AXCS	AXC0	AXC24	AXC16	AXC0	R	R	R
	#Z.X.10			AXC25											R	R	R
NR A0C2	#Z.X.11	AX	C1		AXC17	AXC9	AXC1	AXC25	AXC17	AXC9	AXC1	AXC25	AXC17	AXC1	R	R	R
NR A1C2	#Z.X.12			AXC26											R	R	R
NR A2C2	#Z.X.13	AX	C2		AXC18	AXC10	AXC2	AXC26	AXC18	AXC10	AXC2	AXC26	AXC18	AXC2	R	R	R
NR A3C2	#Z.X.14		/	AXC27											R	R	R
	#Z.X.15	AX	63		AXC19	AXC11	AXC3	AXC27	AXC19	AXC11	AXC3	AXC27	AXC19	AXC3	R	R	R
	#Z.X.16														R	R	R
	#Z.X.17	AX	C4 /	AXC28	AXC20	AXC12	AXC4	AXC28	AXC20	AXC12	AXC4	AXC28	AXC20	AXC4	R	R	R
LTE A1C3	#Z.X.18		_												R	R	R
	#Z.X.19	1 AX	C5 /	AXC29	AXC21	AXC13	AXC5	AXC29	AXC21	AXC13	AXC5	AXC29	AXC21	AXC5	R	R	R
LTE A0C4	#Z.X.20														R	R	R
LTE A1C4	#Z.X.21	1 AX	C6 /	АХС30	AXC22	AXC14	AXC6	AXC30	AXC22	AXC14	AXC6	AXC30	AXC22	AXC6	R	R	R
	#Z.X.22		_												R	R	R
	#Z.X.23	AX	C7 1	AXC31	AXC23	AXC15	AXC7	AXC31	AXC23	AXC15	AXC7	AXC31	AXC23	AXC7	R	R	R
Reserved area R	#Z.X.24														R	R	R
	#Z.X.25	1 AX	CB	AXC0	AXC24	AXC16	AXCS	AXC0	AXC24	AXC16	AXCS	AXC0	AXC24	AXC0	R	R	R
AGC	#Z.X.26		_												R	R	R
	#Z.X.27	AX	C9	AXC1	AXC25	AXC17	AXC9	AXC1	AXC25	AXC17	AXC9	AXC1	AXC25	AXC1	R	R	R
	#Z.X.28		-10			414510	47510	AXC2	AXC26	414510	47670	41450		A.V.C.D.	R	R	R
	#Z.X.29	AXC	010	AXC2	AXC26	AXC18	AXC10		AAC26	AXC18	AXC10	AXC2	AXC26	AXC2	R	R	R
	#Z.X.30					47610			AXC27				AV 507		R	R	R
	#Z.X.31	AXC		AXC3	AXC27	AXC19	AXC11	AXC3	AXC27	AXC19	AXC11	AXC3	AXC27	AXC3	R	R	R
	#Z.X.32	AXC	-10	AXC4	AX 530	AM600	47610	4754	AXC28	42500	42610	1751	AX 500	AXC4	R	R	R
	#Z.X.33	AAL	012	AAC4	AXC28	AXC20	AXC12	AXC4	AAC28	AXC20	AXC12	AXC4	AXC28	ALCA	R	R	R
	#Z.X.34	AXC	-12	AXC5	AXC29	AXC21	AXC13	AXC5	AXC29	AXC21	AXC13	AXC5	AXC29	AXC5	R	R	R
	#Z.X.35	AAL	013	AACS	AAC29	ANGEL	AVCTS	ANUS	AAC29	ANGEL	AVCTS	AACS	AAC29	Anco	R	R	R
	#Z.X.36	AXC	-14	AXC6	AXC30	AXC22	AXC14	AXC6	AXC30	AXC22	AXC14	AXC6	AXC30	AXC6	R	R	R
	#Z.X.37		014	Anco	Ancau	An022	ANCIA	4.00	Ancau	An022	ANULA	4100	Ancau	4100	R	R	R
	#Z.X.38	A.Y.	C15	AXC7	AXC31	AXC23	AXC15	AXC7	AXC31	AXC23	AXC15	AXC7	AXC31	AXC7	R	R	R
	#Z.X.39	~~~		Ano,	Ancor	Anois	Anois	Andr	Antosi	Anols	Anois	And	Ancor	Anor	R	R	R
	#Z.X.40	4.77	C16	AXCS	AXCO	AXC24	AXC16	AXCS	AXCO	AXC24	AXC16	AXCS	AXCO	AXCO	R	R	R
	#Z.X.41	~~~		~~~~	2.00		20020	2.00	2.00		~~~~~		200	~~~~	R	R	R
	#Z.X.42	AXC	517	AXC9	AXC1	AXC25	AXC17	AXC9	AXC1	AXC25	AXC17	AXC9	AXC1	AXC1	R	R	
	#Z.X.43	-			20102		101021								R	R	
	#Z.X.44	AX	C18	AXC10	AXC2	AXC26	AXC18	AXC10	AXC2	AXC26	AXC18	AXC10	AXC2	AXC2	R	R	
	#Z.X.45														R	R	
	#Z.X.46	AX	C19	AXC11	AXC3	AXC27	AXC19	AXC11	AXC3	AXC27	AXC19	AXC11	AXC3	AXC3	R	R	
	#Z.X.47														R	R	
'	W=0	W:	=1 V	N=2	W=3	W=4	W=5	W=6	W=7	W=8	W=9	W=10	W=11	W=12	W=13	W=14	W=15

Figure Annex2-15: Dual mode IQ data compression at a line rate of 24330.24Mbps

Situation 2: IQ data compression of two neighborhoods by 4T4R with 100M/80M bandwidth at a line rate of 24330.24Mbps is shown in the figure below. The W=1, #Z.X.0-3 area is compression information data (compression block's public index) area, The W=15, #Z.X.44-47 area is AGC area. The marshalling sequence of the internal antennas of each of the two areas is the same as marshalling sequence of antennas of IQ data area.



			_	_														
NR ACC1 ACC3		#Z.X.0			42520	AVC12	1754	AVC20	42000	47612	AVEA	AVC20	42000	47612	R	R	R	R
122.3 1 <th1< th=""> 1 1 1</th1<>		#Z.X.1			ANGLU	ANGIN	ANCA	ANGLO	AN020	ANGIZ	4.104	40020	AAC20	ANGIZ	R	R	R	R
12.3.3 1 <td></td> <td>#Z.X.2</td> <td></td> <td></td> <td>AXC21</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>R</td> <td>R</td> <td>R</td> <td>R</td>		#Z.X.2			AXC21										R	R	R	R
Imp ADC1 Imp ADC2		#Z.X.3				AXC13	AXC5	AXC29	AXC21	AXC13	AXC5	AXC29	AXC21	AXC13	R	R	R	R
NP AOCI AVCI			R	R	AXC22										R	R	R	R
NH ADC1 CXX 8 S AVC2 AVC3						AXC14	AXC6	AXC30	AXC22	AXC14	AXC6	AXC30	AXC22	AXC14	P	P	P	
NP AUC1 NCX NC	NP A0C1				AXC22										P	P		
NR ACCI NR ACCI NR ACCI NR ACCI ACCI NR ACCI NR ACCI ACCI NR ACCI ACCI NR ACCI ACCI NR ACCI ACCI ACCI ACCI ACCI ACCI ACCI ACCI					~~~~~	AXC15	AXC7	AXC31	AXC23	AXC15	AXC7	AXC31	AXC23	AXC15	D			
NR A3C1 Z.Y.9 AXC0 AXC1 AXC0 AXC2			~	R	AXC24										D	IN .		
NR ADCC NCC ACC3 <			A)	(CO	An024	AXC16	AXC8	AXC0	AXC24	AXC16	AXC8	AXC0	AXC24	AXC16	n D			
NR ADCC INP ALCC AXC1 AXC2 AXC2 AXC2 AXC2 AXC2 AXC3	NR ASCI			_	4145.05										R	15		
NR ALCC INP ALCC INP ALCC ARCC	112 1050		A)	(C1	AXC25	AXC17	AXC9	AXC1	AXC25	AXC17	AXC9	AXC1	AXC25	AXC17	<u>к</u>			
NR ACCC MCX 30 AXC2 AXC20 AXC21 AXC30 AXC20 AXC21 AXC30 AXC20 AXC10 AXC20 AXC10															R	TN		
NR ACC MZX14 AKC3			A)	CC2	AXC26	AXC18	AXC10	AXC2	AXC26	AXC18	AXC10	AXC2	AXC26	AXC18	R	15		
Image: service area R															R			
P2 x13 V <td>NR A3C2</td> <td></td> <td>- AD</td> <td>(C3</td> <td>AXC27</td> <td>AXC19</td> <td>AXC11</td> <td>AXC3</td> <td>AXC27</td> <td>AXC19</td> <td>AXC11</td> <td>AXC3</td> <td>AXC27</td> <td>AXC19</td> <td>R</td> <td>15</td> <td></td> <td></td>	NR A3C2		- AD	(C3	AXC27	AXC19	AXC11	AXC3	AXC27	AXC19	AXC11	AXC3	AXC27	AXC19	R	15		
HZX1T XKC1 XKC20 XKC21 XKC20 XKC20 XKC21 XKC20 XKC21															R	R		
AGC MEX 18 AKC5 AKC2 AKC1 AKC2 AKC2 AKC2 AKC1 AKC2	Reserved area R		Δ.	(64	AXC28	AXC20	AXC12	AXC4	AXC28	AXC20	AXC12	AXC4	AXC28	AXC20	R			
AXC5 AXC1		#Z.X.17	~		~~~~	~~~~~	~~~~~	~~~~	~~~~~	~~~~	~~~~	~~~~	~~~~	~~~~~	R	R		
#Z X19 AxC6 AxC6 AxC6 AxC2	AGC	#Z.X.18	- ^>	(05	AVC 20	AXC21	AXC12	AVCS	AXC20	AXC21	AXC12	AVCS	AXC20	AXC21	R	R	R	
HZX:01 AXC6 AXC62 AXC14 AXC63 AXC22 AXC13 AXC23 AXC13 AXC23 AXC13 AXC23 AXC13 AXC23 AXC13 AXC24 AXC13 AXC24 AXC13 AXC24 AXC13 AXC24 AXC13 AXC23 AXC13 AXC23 AXC13 AXC23 AXC13 AXC23 AXC13 AXC24 AXC13 AXC23 AXC14 AXC23 AXC14 AXC23 AXC13 AXC23 AXC13 AXC23 AXC13 AXC23 AXC13 AXC23 AXC14 AXC23 AXC13 AXC23 AXC14 AXC33 AXC13 AXC23 AXC14 AXC33 AXC13 AXC23 AXC14 AXC33 AXC13 AXC13 AXC14 AXC13 AXC13 AXC14 AXC13 AXC13 AXC14 AXC13 AXC13 AXC14 AXC13 AXC14 AXC13 <th< td=""><td></td><td>#Z.X.19</td><td>~</td><td></td><td>AN029</td><td>4.011</td><td>ANGIS</td><td>4.05</td><td>Anols</td><td>Anoli</td><td>Anois</td><td>Anos</td><td>Anois</td><td>Anoli</td><td>R</td><td>R</td><td>R</td><td>R</td></th<>		#Z.X.19	~		AN029	4.011	ANGIS	4.05	Anols	Anoli	Anois	Anos	Anois	Anoli	R	R	R	R
#Z.X21 #Z.X22 #XC2AXC2 AXC21AXC23 AXC24AXC23 AXC12AXC23 AXC24AXC23 AXC23AXC23 AXC23AXC23 AXC23AXC23 AXC23AXC23 AXC23AXC23 AXC23AXC23 AXC23AXC23 AXC23AXC23 AXC24AXC23 AXC24AXC23 AXC24AXC23 AXC24AXC23 AXC24AXC23 AXC24AXC23 AXC24AXC23 AXC24AXC24 AXC24AXC24 AXC24AXC24 AXC24AXC24 AXC24AXC24 AXC24AXC24 AXC24AXC24 AXC24AXC24 AXC24AXC24 AXC26AXC24 AXC24AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC24 AXC26AXC26 AXC26AXC24 AXC26AXC26 AXC26AXC27 AXC26AXC26 AXC26AXC27 AXC26AXC26 AXC26AXC27 AXC26AXC26 AXC26AXC26 AXC26AXC27 AXC26AXC26 AXC26AXC26 AXC26AXC27 AXC26AXC26 AXC27AXC27 AXC26AXC26 AXC27AXC27 AXC26AXC27 AXC21AXC27 AXC27AXC27 AXC27AXC27 AXC27AXC27 AXC27AXC27 AXC27AXC27 AXC27AXC27 		#Z.X.20		100	44622	110000	420014	AVER	414530	414500		44000	414630	47600	R	R	R	R
HZX.22AXC1AXC21AXC22AXC12AXC24RR<		#Z.X.21	~ ۱	(08	AAC30	AXC22	AXC14	AXUB	AXC30	AAC22	AXC14	AXCO	AAC30	AXC22	R	R	R	R
AZZ_{22} AZZ_{2} <br< td=""><td></td><td>#Z.X.22</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>R</td><td>R</td><td>R</td><td>R</td></br<>		#Z.X.22													R	R	R	R
122.25AXC6AXC6AXC6AXC24AXC16AXC6AXC24AXC16AXC26AXC16AXC62AXC12AXC16AXC24AXC16AXC24AXC16AXC24AXC16AXC24AXC16AXC24AXC16AXC23AXC11AXC23AXC11AXC23AXC11AXC23AXC11AXC26AXC11AXC23AXC11AXC23AXC11AXC26AXC11AXC26AXC11AXC26AXC11AXC23AXC11AXC23AXC11AXC23AXC11AXC23AXC11AXC23AXC11AXC23AXC11AXC26AXC11AXC23AXC11AXC23AXC11AXC2AXC12AXC11AXC23AXC11AXC3			1~	CC7	AXC31	AXC23	AXCIS	AXC7	AXC31	AXC23	AXCIS	AXC7	AXC31	AXC23	R	R	R	R
μ Z X.25AXC6AXC6AXC62AXC16AXC63AXC6AXC61AXC61AXC61AXC63 <t< td=""><td></td><td>#Z.X.24</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>R</td><td>R</td><td>R</td><td>R</td></t<>		#Z.X.24													R	R	R	R
#ZX26 #XC9 #XC1			A)	(CB	AXC0	AXC24	AXC16	AXCB	AXC0	AXC24	AXC16	AXCS	AXC0	AXC24	R	R	R	R
$a \times c_9$ $a \times c_2$ $a \times c_2$ $a \times c_1$ $a \times c_1$ $a \times c_2$ $a \times c_1$ $a \times c_1$ $a \times c_1$ $a \times c_2$ $a \times c_1$ $a \times c_2$ $a \times c_1$															P	R	R	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			A)	(C9	AXC1	AXC25	AXC17	AXC9	AXC1	AXC25	AXC17	AXC9	AXC1	AXC25	D	D		
$A \times C_{10}$ $A \times C_{20}$ <									47.02						D	15		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			AX	C10	AXC2	AXC26	AXC18	AXC10	2002	AXC26	AXC18	AXC10	AXC2	AXC26	D			1.0
ACC11AXC3AXC4AXC3AXC12AXC12AXC12AXC12AXC12AXC13AXC13AXC12AXC14AXC3AXC12AXC14AXC3AXC11AXC3AXC12AXC11AXC3AXC12AXC11AXC3AXC12AXC13AXC13 <t< td=""><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>14</td><td>1.1</td><td></td></t<>			-													14	1.1	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			AX	C11	AXC3	AXC27	AXC19	AXC11	AXC3	AXC27	AXC19	AXC11	AXC3	AXC27	R	15	15	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			-												ĸ			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			AX	C12	AXC4	AXC28	AXC20	AXC12	AXC4	AXC28	AXC20	AXC12	AXC4	AXC28	R			
AXC12 $AXC23$ $AXC23$ $AXC23$ $AXC24$ $AXC24$ $AXC23$ <															R	14		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			AX	C13	AXC5	AXC29	AXC21	AXC13	AXC5	AXC29	AXC21	AXC13	AXC5	AXC29	R	1.2		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $															R			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			AX	C14	AXC6	AXC30	AXC22	AXC14	AXC6	AXC30	AXC22	AXC14	AXC6	AXC30	R			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $															R			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			AX	C15	AXC7	AXC31	AXC23	AXC15	AXC7	AXC31	AXC23	AXC15	AXC7	AXC31	R			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		#Z.X.39													R	15		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			ΔX	C16	AXCR	AXCO	AXC24	AXC16	AXCR	AXCO	AXC24	AXC16	AXCR	R		R	R	
#Z X.43 AXC17 AXC9 AXC1 AXC25 AXC17 AXC9 AXC1 AXC25 AXC17 AXC9 AXC1 AXC25 AXC17 AXC9 AXC1 AXC25 AXC17 AXC9 AXC17 AXC9 AXC17 AXC18 AXC10 AXC11 AXC10 AXC10 AXC11 AXC10 AXC11 AXC11 AXC17 AXC19 AXC11 AXC19 AXC11 AXC11 AXC17 AXC19 AXC11 AXC1		#Z.X.41												R	R	R	R	R
#ZX43 AXC19 AXC10 AXC20 AXC26 AXC19 AXC10 AXC26 AXC10 AXC20 AXC10 AXC20 AXC20 AXC10 AXC20 AXC26 AXC20 AXC10 AXC20 AXC20 AXC10 AXC10 AXC10 AXC20 AXC10 AXC11 AXC11 <th< td=""><td></td><td>#Z.X.42</td><td>A.4</td><td>C17</td><td>47.00</td><td>AX62</td><td>AXC25</td><td>47617</td><td>AVCO</td><td>4763</td><td>AXC25</td><td>AXC17</td><td>47.00</td><td>R</td><td>R</td><td>R</td><td>R</td><td>R</td></th<>		#Z.X.42	A.4	C17	47.00	AX62	AXC25	47617	AVCO	4763	AXC25	AXC17	47.00	R	R	R	R	R
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		#Z.X.43	-	017	Anca	Ands	Anos	Ancir	Anca	Andi	Anoss	Andir	Anca	R	R	R	R	R
#ZX.45 AXC19 AXC11 AXC3 AXC12 AXC11 AXC12 AXC11 AXC3 AXC27 AXC12 AXC12 AXC12 AXC11 AXC3 AXC27 AXC12 AXC12 AXC11 AXC13 AXC12 AXC11 AXC13 AXC12 AXC11 AXC13 AXC11 A		#Z.X.44	A.14	C10	44610	AVCO	AVER	AVELO	47510	AVCO	AVER	AVELO	AVELO	R	R	R	R	
#Z.X.47 AXC19 AXC11 AXC3 AXC27 AXC19 AXC11 AXC3 AXC27 AXC19 AXC11 R		#Z.X.45	AX	018	AXCID	AXC2	AXC26	AXC18	AXCID	AXC2	AXC26	AXC18	AXCID	R	R	R	R	
#ZX47 R R R R		#Z.X.46												R	R	R	R	
			AX	C19	AXC11	AXC3	AXC27	AXC19	AXC11	AXC3	AXC27	AXC19	AXC11	R	R	R	R	
			W	/=1	W=2	W=3	W=4	W=5	W=6	W=7	W=8	W=9	W=10	W=11	W=12	W=12	W=14	W=15
			•															

Figure Annex2-16: IQ data compression of two neighborhoods by 4T4R with 100M/80M bandwidth at a line
rate of 24330.24Mbps

9			
10			



Annex 3 Option 8 CPRI spec reference design – Management plane

5 A3.1Scope

1

2

6 This chapter includes management of O-RU₈ based on Option8 CPRI protocol connection.

7 A3.2References

- 8 [1] 3GPP TR 21.905: "Vocabulary for 3GPP Specifications"
- 9 [2] ORAN-WG4.MP.0-v03.00.00
- 10 [3] ORAN-WG4.CUS.0-v03.00
- 11 [4] RFC 6241, "Network Configuration Protocol (NETCONF)", IETF, June 2011
- [5] SFF-8472v11, "Diagnostic Monitoring Interface for Optical Transceivers", SFF Committee,
 September 2010
- [6] SFF-8636v2.9.3, "Specification for Management Interface for Cabled Environment", SFF
 Committee, April 2019
- [7] IEEE 802.1ag, "IEEE Standard for Local and Metropolitan Area Networks Virtual Bridged
 Local Area Networks Amendment 5: Connectivity Fault Management", IEEE, 2007
- [8] MEF.38, "Service OAM Fault management YANG Modules", Metro Ethernet Forum, April
 2012
- [9] G.8275.1 Precision time protocol telecom profile for phase/time synchronization with full timing support from the network ITU June 2016.
- [10] G.810 Definitions and terminology for synchronization networks ITU August 1996.[11]
 1588v2-2008 IEEE Standard for a Precision Clock Synchronization Protocol for Networked
 Measurement and Control Systems IEEE 2008
- 25

A3.3 Overview of NETCONF Configuration Management



A3.3.1 NETCONF RPC Basic Operation

- 2 NETCONF operation layer RPC is shown as following table.
- 3
- 4

Table Annex3- 1 NETCOF	basic operation
------------------------	-----------------

Operation	Mandatory /Optional	Description
<get></get>	mandatory	for querying the status data, you can use the filter for conditional queries
<get-config></get-config>	mandatory	for querying configuration data
<edit-config></edit-config>	mandatory	for modifying the contents of a specified configuration database, supported operations:
		merge: a merging operation, which is a default operation
		replace: a replacing operation, which replaces the object if it already exists, and creates one if it doesn't exist
		create: a creating operation, an error "data-exists" is reported if the object already exists
		delete: a deleting operation, which deletes the object if it exists, or an error "data-missing" is reported if it doesn't exist
		remove: a removing operation, which removes the object if it exists, and the operation is ignored if it doesn't exist
<copy-config></copy-config>	optional	for replicating a source database to a target database
<delete-config></delete-config>	optional	for deleting a database, wherein a running database cannot be deleted
<lock></lock>	optional	for getting a lock for a specified database, which is optional



<unlock></unlock>	optional	for releasing a lock for a specified database, which is optional
<close-session></close-session>	mandatory	for closing gracefully a NETCONF connection
<kill-session></kill-session>	mandatory	for closing compulsively a NETCONF connection

A3.3.2 O-RAN Self-defining RPC Operation

Self-defined RPC of O-RAN is in a content layer, as shown in following table:

2
.)

2

1

RPC	Mandatory /Optional	Description	YANG Model
activate-beamforming- config	optional	activating a beamforming configuration	o-ran- beamforming.yang
file-upload	mandatory	uploading files to O-DU ₈	o-ran-file- management.yang
retrieve-file-list	mandatory	obtaining a file list via $O-DU_8$	o-ran-file- management.yang
file-download	mandatory	instructing O-RU ₈ to download files via O-DU ₈	o-ran-file- management.yang
reset-interface-counters	optional	indicating O-RU ₈ to reset an interface counter via O-DU ₈	o-ran- interfaces.yang
start-measurements	optional	indicating $O-RU_8$ to start a measurement via $O-DU_8$	o-ran-laa- operations.yang
reset	mandatory	indicating O-RU ₈ to restart via O- DU ₈	o-ran- operations.yang
software-download	mandatory	indicating O-RU ₈ to download a	o-ran-software-

Copyright © 2021 O-RAN ALLIANCE e.V.



		specified software via O- DU ₈	management.yang
software-install	mandatory	indicating O-RU ₈ to install a specified software via O- DU ₈	
software-activate	mandatory	indicating O-RU ₈ to activate a specified software via O- DU ₈	
supervision-watchdog- reset	mandatory	resetting a "watchdog" timer of O-RU ₈ by O- DU ₈	
start-trace-logs	mandatory	triggering O-RU ₈ to start to collect trace files	o-ran-trace.yang
stop-trace-logs	mandatory	Triggering O-RU ₈ to stop collecting trace files	o-ran-trace.yang
start-troubleshooting- logs	mandatory	indicating O-RU ₈ to start to collect fault location log via O-DU ₈	
stop-troubleshooting- logs	mandatory	indicating O-RU ₈ to stop collecting fault location log via O-DU ₈	o-ran- troubleshooting.yang
chg-password	mandatory	resetting account passwords	o-ran- usermgmt.yang

2

A3.4M-Plane Connection Establishment



- 1 A process of establishing M-plane connections is described in this chapter, including: a network 2 layer connection, a secure transport layer SSH connection, and a NETCONF connection.
- 3 A3.4.1 Specific Conventions
- 4 DHCP related requirements refer to RFC2131, RFC2132
- 5 SSHv2 related requirements mainly refer to RFC4252, RFC4253
- 6 NETCONF connection related requirments refer to RFC8071, RFC6242, RFC8341
- A comparison of the differences between this chapter and the O-RAN M-plane Specification [1] is
 shown in the following table.

r

9

Fable	Annex3-3	
Fable	Annex3-3	

	O-RAN M-plane Specification	This Specification
O-RU ₈ identification in DHCP	DHCPv4 Option 60; DHCPv4 Option 124; DHCPv6 Option 16	only DHCPv4 Option 60 is supported
Detection discovery of M-plane client	DHCPv4 OPTION_V4_ZEROTOUCH_REDI RECT	only DHCPv4 Option 43 is supported
	DHCPv6 OPTION_V6_ZEROTOUCH_REDI RECT; DHCPv4 Option 43; DHCPv6 Option 17	
Prefix of vendor-class of O-RU ₈	o-ran-ru o-ran-ru2	o-ran-ru
TCPportnumberforestablishingSSHconnection	Port 830	supported

Copyright © 2021 O-RAN ALLIANCE e.V.



Authentication way	password authentication X.509 certificate	onlypasswordauthenticationissupporteddefaultusername:oranuserdefault password:o-ran-password
User access privilege	sudo nms fm-pm swm	only sudo is supported
NETCONF capability	Writable-running capabilityconfiguration capabilityCandidate configuration capability and associated commit operationActivation configuration capabilityDiscard change operationLock and un-lock operationsConfirmed commit capabilityCancel commit operationRollback on error capabilityValidate capabilityURL capabilityXPATH capacityNotificationsNETCONF session reuse capability	Writable-running configuration capability XPATH capability Notifications NETCONF session reuse capability

A3.4.2 Pre-conditions of M-plane Connection

Both ends of a CPRI link can be negotiated to a state F according to a specified configuration (see
4.3.1.CPRI Interface Management for details); Ethernet over CPRI is connected and can begin to
establish a secure connection to an O-RU₈ M-plane.

1



A3.4.3 Network Layer Connection

2 A3.4.3.1 O-RU₈ identification in DHCP

When an IP address is assigned to the O-RU₈ or when O-RU₈ controller (O-DU₈) information of an
 M-plane is configured in the O-RU₈, a DHCP server uses this information.

5 The DHCPv4 Option 60 Vendor Class Identifier as defined in RFC2132 can be used as 6 identification of O-RU₈ in DHCPv4, as shown in following table:

- 7
- 0
- 8
- 9
- 10

Table Annex3- 4 DHCPv4 Vendor identifier

	DHCPv4	
Option	Vendor Class Option	
	60	
Vendor Class String	; "o-ran-ru/ <vendor>", such as "o-ra ru/vendor"</vendor>	
	"o-ran-ru/ <vendor>/<product-code>", such as "o-ran-ru/vendorA/ORUAA100"</product-code></vendor>	
	"o-ran-ru/ <vendor>/<product-code>/<serial- number>", such as "o-ran-17 ru2/vendorA/ORUAA100/FR1918010111"</serial- </product-code></vendor>	

A3.4.3.2 VLAN detection and discovery

In the current version of this specification, an untagged interface is used for sending and receiving
 messages of the M-plane by the M-plane.

A3.4.3.3 IP address assignment

- Please refer to RFC2131 and RFC4361 for a DHCP discovery process which is involved in
 obtaining IP addresses of O-RU₈ M-plane.
- The IP address of O-RU₈ M-plane is assigned automatically, and the DHCP server should perform static binding operation, i.e., ensure that the same IP address of M-plane are always assigned to O-



RU₈s identified by the same client hardware address, e.g., the IP address of M-plane assigned
 remains unchanged after an O-RU₈ reboot.

- 3 A3.4.3.4 M-plane client detection and discovery
- 4 The DHCP server uses Vendor Specific Option 43 of DHCPv4 to send NETCONF client 5 information to $O-RU_8$.
- Following table defines the encoding format for NETCONF client information when the prefix type
 of DHCPv4 Option 43 at the Vendor Class is o-ran-ru.
- 8
- 9
- ,
- 10
- 11
- 12
- 13

Table Annex3- 5 TLV format of NETCONF client information

O-RU ₈ uses	DHCPv4 Option 43		
an o-ran-ru prefix to	Туре	Length	Value
report vendor-class	Type: 0x01-O-RU ₈ controller IP address	Hexadecimal encoding of a length value in bytes	Hexadecimal IP address

A3.4.4 Secure Transport Layer SSH Connection

A3.4.4.1 Establishing NETCONF Call Home M-plane TCP connection

16 O-RU₈ initiates a NETCONF session to O-DU₈ after it obtains address information of M-plane and

- 17 O-DU₈ (NETCONF client) information. If it fails to establish the session, the O-RU₈ will perform a
- 18 Call Home process to O-DU₈ repeatedly and periodically according to a timer "recall-home-to-ssh-
- 19 timer", until the session is established successfully.
- 20 Using port 4334 of NETCONF Call Home client O-DU₈ receives the Call Home TCP connection
- 21 initiated by O-RU₈, please refer to RFC8071 for the process.



1 M-plane of a fronthual interface is established by using a method of SSHv2 password 2 authentication.

- 3 A3.4.4.2 Establishing M-plane SSH connection
- The O-RU₈ serves as the SSHv2 server, and the O-DU₈ serves as the client. Before the O-RU₈ sends
 or receives password authentication-based data or any configuration/status data, the O-DU₈ (which
 is also a NETCONF client) should verify and authenticate O-RU₈'s ID.
- 7 The O-DU₈ authenticates the O-RU₈ by using public key-based host authentication. Refer to 8 RFC4253 for the main process.
- 9 The O-RU₈ shall verify and authenticate the O-DU₈'s ID before it can receive any configuration or
 10 reporting status data sent by the O-DU₈. Refer to RFC4253 for the main process.
- 11 After the initialization of the starting system, the $O-RU_8$ is configured as a default account, e.g., the 12 default user account is named "oranuser".
- It needs to define a default password for the default account and configure the default password in
 the O-RU₈, for example, as "o-ran-password".
- 15
- 16
- 17 A3.4.5 NETCONF Connection
- A3.4.5.1 M-plane interchange capability set
- The O-RU₈ notifies its NETCONF capability in the NETCONF Hello message. The Hello message indicates standard features defined in the supported NETCONF RFC6241, as well as the specific namespace.
- The NETCONF capability for interaction between the $O-RU_8$ and the NETCONF client is shown in following table:
- 24

Capacity	Description
writable-running configuration capability	support
candidate configuration capability and associated commit operation	optional

Table Annex3- 6 NETCONF capability support

Copyright © 2021 O-RAN ALLIANCE e.V.



activation configuration capability	optional
discard change operation	optional
lock and un-lock operations	optional
confirmed commit capability	optional (support if the candidate configuration capability and associated commit operation is supported)
Cancel commit operation	optional (support if the candidate configuration capability and associated commit operation is supported)
rollback on error capability	optional
validate capability	optional
URL capability	optional
XPATH capability	support
notifications	support
NETCONF session reuse capability	support

1 A3.4.5.2 Basic information query

During the startup phase, after the NETCONF connection is established, by the NETCONF
configuration query process, the O-DU₈ obtains the basic information of the O-RU₈ as follows:

4 hw/hardware/component

9

- 5 **mfg-name:** name of O-RU₈ manufacturer;
- 6 **serial-num:** serial number of O-RU₈;
- 7 **software-rev:** O-RU₈ software component.
- 8 o-ran-hardware/hardware/component/
 - **product-code:** product code defined by O-RAN;
- 10 o-ran-operations/operational-info/declarations
- 11 **supported-mplane-version:** version of O-RAN M-plane interface;
- 12 **supported-cusplane-version:** version of O-RAN CUS-plane interface;



o-ran-operations/operational-state
restart-cause: reasons for the most recent reboot;
o-ran-sync/sync
sync-state: synch state of O-RU ₈ .
A3.4.5.3 Access privilege of M-plane
In order to support interoperability of management control of the fronthual interface, the O-RU ₈ , which serves as an NETCONF server, should use the IETF NETCONF Access 34 Control Model

supported-header-mechanism: type of CU-plane message header supported by O-RU₈;

- 9 defined by RFC8341.
- 10 The O-DU₈ accesses the O-RU₈ as a NETCONF Client [A1], and uses "sudo" privilege.
- 11 Following table defines model operation privilege for the sudo user.
- 12

1

2

3

4

5

6

7

8

Table Annex3- 7 NETCONF capability support

Model rules	Sudo user
"urn:o-ran:supervision:x.y"	X
"urn:o-ran:hardware:x.y"	R-X
"urn:ietf:params:xml:ns:yang:ietf-hardware"	RWX
"urn:ietf:params:xml:ns:yang:iana-hardware"	RWX
"urn:o-ran:user-mgmt:x.y"	RW- note 1
"urn:o-ran:fm: x.y"	R-X
"urn:o-ran:fan: x.y	R
"urn:o-ran:sync: x.y "	RW-
"urn:o-ran:delay: x.y"	RW-
"urn:o-ran:module-cap: x.y	R
"urn:o-ran:udpecho: x.y "	RW-
"urn:o-ran:operations: x.y "	R-X
"urn:o-ran:uplane-conf: x.y	RWX
"urn:o-ran:beamforming: x.y"	RWX





"urn:o-ran:lbm: x.y"	RWX
"urn:o-ran:software-management: x.y"	RWX
"urn:o-ran:file-management: x.y"	X
" urn:o-ran:message5: x.y "	RW-
"urn:o-ran:performance-management: x.y	RWX
"urn:o-ran:transceiver: x.y	RW-
"urn:o-ran:externalio: x.y "	RWX
"urn:o-ran:ald-port: x.y "	RWX
"urn:o-ran:interfaces: x.y"	RWX
"urn:ietf:params:xml:ns:yang:ietf-ip"	RW-
"urn:ietf:params:xml:ns:yang:ietf-interfaces"	RW-
"urn:ietf:params:xml:ns:yang:iana-if-type"	R
"urn:ietf:params:xml:ns:yang:ietf-inet-types"	R
"urn:o-ran:processing-elements: x.y"	RW-
" urn:o-ran:mplane-interfaces: x.y"	RW-
"urn:o-ran:dhcp: x.y	R
"urn:ietf:params:xml:ns:yang:ietf-dhcpv6-types"	RW-
"urn:o-ran:ald: x.y"	X
"urn:o-ran:troubleshooting: x.y"	X
"urn:o-ran:trace: x.y"	X
"urn:o-ran:laa: x.y"	RW-
"urn:o-ran:laa-operations: x.y"	X
"urn:o-ran:antcal: x.y"	RWX
"urn:ietf:params:xml:ns:yang:ietf-netconf-acm"	RWX
"urn:ietf:params:xml:ns:yang:ietf-yang-library"	RWX
"urn:ietf:params:xml:ns:yang:ietf-netconf- monitoring"	RWX
Note 1: the rule list for "urn:o-ran:usermgmt:1.0" denies any NETCONF	



client to read the password leaf node.

A3.4.5.4 Configuring user account

- 2 The accounts are all sudo privileges.
- Username: a string of 3-32 characters, the first character must be a lowercase letter, and the rest can
 be lowercase letters or numbers.
- Password: a string of 8-128 characters. Characters allowed in the password field include upper and lower case letters, numbers, and special characters: ! % ^ () _ + ~ { } [].-.
- The O-RU₈ configures a default account, for example, the account name of the default user is
 "oranuser".

9 The default account has an account type PASSWORD, in which case the default password needs to
10 be defined and configured in O-RU₈, e.g., "o-ran-password".

A3.4.5.5 Keeping M-plane connection alive

12 When performing a session with an O-DU8 (NETCONF Client) with "sudo" access privileges, the

O-RU₈ operates a "watchdog" timer to monitor durability of the session with the O-DU₈ (NETCONF Client). The O-RU₈ indicates the O-DU₈ (NETCONF Client) that its management

15 system is running via NETCONF notifications.

- Whenever the O-RU₈ establishes a NETCONF session with an O-DU₈ with "sudo" privileges, the O-DU₈ shall enable the "watchdog" timer by creating a \langle supervision-notification \rangle subscription operation.
- After monitoring the subscription, the $O-RU_8$ should send monitoring notifications repeatedly. The O-DU₈ is responsible for sending the <supervision-watchdog-reset>RPC, and the O-RU₈ should reply with a timestamp for sending the next notification.
- When reset the "watchdog" timer, O-DU₈ (NETCONF Client) can set a new value for the "watchdog" timer, without receiving a <supervision-notification> from O-RU₈. The new value will take effect immediately based on the contents of the <supervision-watchdog-reset> RPC, and the next <supervision-notification> should be no later than the timestamp provided in the RPC reply.
- The O-RU₈ will enter a "monitoring failure" state when the O-RU₈ fails to receive the \langle supervisionwatchdog-reset \rangle RPC after the "watchdog" timer times out. The O-RU₈ should close the "watchdog" timer immediately when all NETCONF sessions between O-RU₈ and O-DU₈ (NETCONF Client) with "sudo" privileges have been closed.


Basic procedure:

Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ

Copyright © 2021 O-RAN ALLIANCE e.V.



Figure 4-x shows the monitoring subscription and notification process for the NETCONF connection between $O-RU_8$ and $O-DU_8$.



3

5

- Figure Annex3-1
- 1) The DU subscribes to the O-RU₈ for monitoring supervision-subscription by rpc: create-





subscription

1

10

11

12

13

14

15

- After the RU receives the O-DU₈ monitoring subscription, rpc-reply replies with successful 200
 or corresponding error code
- 4 3) The DU resets the "watchdog" timer by rpc: supervision-watchdog-reset
- 5 4) The RU updates reporting time by rpc: next-update-at
- 6 5) The RU reports supervision-notification to the $O-DU_8$ (the default time is 60s)
- 6) The DU resets the "watchdog" timer by rpc: supervision-watchdog-rese after the supervision notification is received from the O-RU₈
- 9 7) The RU updates reporting time by rpc: next-update-at

Notes:

- Steps 3-4 may be performed after O-RU₈ activation or Step 1.
- Steps 5-7 are repeated.
 - The O-RU₈ will enter a "monitoring failure" state when the O-RU₈ fails to receive the supervision-watchdog-reset after the "watchdog" timer times out.
- 16 A3.4.5.6 Disconnecting M-plane
- 17The O-DU₈ closes an existing NETCONF session by executing a RPC<close-session> command.18The O-RU₈ responds to the command and closes an SSHv2 session. The O-RU₈ then restarts the call
- 19 home procedure.

A3.4.5.7 System Time Synchronization

- Since the clock in o-ran-operations.yang only synchronizes time zone, it cannot synchronize system time information, o-ran-system-time.yang is added to set the time of FHM₈ and O-RU₈, which can be used for clock configuration of information such as log.
- 24 Basic procedure:
- 251. Time synchronization is mandatory when a NETCONF session is established. Time26synchronization also needs to be triggered when the $O-DU_8$'s system time changes.
- In order to avoid the time difference between O-DU₈ and FHM₈ and O-RU₈ caused by
 transmission delay, O-DU₈ needs to determine time interval with RPC message when it
 receives RPC Reply, if the interval is more than 1 second, re-synchronization is required.
- A3.5 Interface Management

A3.5.1 CPRI Interface Management



1 Content of CPRI interface management mainly includes configurating CPRI basic attribute 2 parameters, as well as establishing CPRI U-plane data flow model, and transceiver parameter 3 acquisition and the like.

4 A3.5.1.1 YANG model

- 5 Please refer to o-ran-interface-cpri.yang for CPRI basic attribute parameters configuration.
- 6 Please refer to o-ran-processing-element-cpri.yang for CPRI U-plane data flow configuration.
- 7 Please refer to o-ran-tranceiver.yang for transceiver parameter acquisition.

8 A3.5.1.2 Dataflow model of CPRI U-plane

Dataflow model of CPRI U-plane, o-ran-processing-elements-cpri.yang, which is formed based on
 extension and definition of the existing O-RAN data flow model, o-ran-processing-elements.yang,
 specifically includes:

- creating a new type of transport session, and the new transport-session-type is CPRI interface
 type, CPRI-INTERFACE;
- abstracting an IQ datablock portion in a CPRI frame structure into multiple CPRI dataflows,
 cpri-flow, depending on the logical function carried;
- specifying a physical CPRI interface corresponding to each CPRI dataflow via interface-name
 parameters;
- distinguishing different dataflows transported over the physical CPRI interface by different
 string name parameters; and
- indicating finally that each device can support one or more physical CPRI interfaces, and each
 physical CPRI interface can carry multiple CPRI dataflows.
- 22
- 23 Each CPRI dataflow cpri-flow includes the following parameters:
- 24 Iq-data-start-bit: identifying a start bit of IQ data for this cpri-flow;
- 25 iq-data-end-bit: identifying an end bit of IQ data for this cpri-flow.
- 26 Moreover, one additional parameter is required:
- compression-flag: for describing whether compression is performed on the IQ data. No if the bit
 is false, and yes if the bit is true.
- If this parameter is set as false, the inband-compression-start-bit and inband-compression-endbit no longer take effect.



inband-compression-start-bit: for describing a start bit of compression information for this cpri flow. It is recommended to arrange from the initial position of the CPRI to avoid fragmentation.

inband-compression-end-bit: for describing an end bit of the compression information of this
 cpri-flow. It is recommended to arrange from the initial position of the CPRI to avoid
 fragmentation.

agc-start-bit: for describing an agc start bit of this cpri-flow. To avoid fragmentation, it is
 recommended that the AGC be arranged near the end position of the CPRI to avoid
 fragmentation. This parameter is ignored when AGC is not used.

agc-end-bit: for describing an agc end bit of this cpri-flow. It is recommended that the AGC be
arranged near the end position of the CPRI to avoid fragmentation. This parameter is ignored
when AGC is not used.

10.1376Gbps CPRI Basic frame (1/Te 4<[m]U]U]u]u]u]U]I]4[m]U]U]u[u Control 0 word Control word 81 1 2-18 954 DE 19 158 315 635 WORC

13

12

- 14
- 15

The following example 1 is a configuration example with IQ data compressed, where cpri flow 0 corresponding to 100 MHz NR cell's antenna 0 and cpri flow 1 corresponding to 100 MHz NR cell's antenna 1:

Figure Annex3-2 Bit position under 10.1376Gbps line rate



	#Z.X.0	С	С	AVCE	AVC16	AXC26	AVCA	AVC14	AVC24	R	R	R	R	R	R	R	R
	#Z.X.1	R	R	AACO	AACIO	AAC20	AAC4	AAC14	AAC24	R	R	R	R	R	R	R	R
	#Z.X.2	R	R	AXC7	AVC17	AXC27	AVCE	AVC15	AVC25	R	R	R	R	R	R	R	R
	#Z.X.3	R	R	ANCI	ANCII	AACZI	AACS	AACIS	AAC25	R	R	R	R	R	R	R	R
	#Z.X.4	R	R	4700	AVC10	AXC28	AVCE	AVCIE	AVCOR	R	R	R	R	R	R	R	R
	#Z.X.5	R	R	AACO	AVCIO	AACZO	AACO	ANCIO	AAC20	R	R	R	R	R	R	R	R
cpri flow 0	#Z.X.6	R	R	AVCO	AVC10	AXC29	AVC7	AVC17	AVC27	R	R	R	R	R	R	R	R
cpri flow 1	#Z.X.7	R	R	AACS	AACIS	AACZS	AACT	ANCI	AACZI	R	R	R	R	R	R	R	R
	#Z.X.8		0	AXC10	AXCO	AXC30	AVCO	AVC10	AVC20	R	R	R	R	R	R	R	R
	#Z.X.9	AA	00	ANCIU	AAC20	AACSU	AACO	AVCIO	AAC20	R	R	R	R	R	R	R	R
	#Z.X.10	AV	C1	AVC11	AVC21	AXC31	AVCO	AVC10	AVC20	R	R	R	R	R	R	R	R
Reserved R	#Z.X.11	A.		AACII	AAC21	AACSI	AACS	AACIS	AAC29	R	R	R	R	R	R	R	R
	#Z.X.12	AY	\sim	AXC12	AXC22	AXCO	AVCIO	AVCO	AVCO	R	R	R	R	R	R	R	R
	#Z.X.13	A.	02	AACIZ	ANGZZ	ANCO	ANCIO	ANCZU	AACSU	R	R	R	R	R	R	R	R
	#Z.X.14	AV	\sim	AVC12	AXC22	AXC1	AVC11	AVC21	AVC21	R	R	R	R	R	R	R	R
	#Z.X.15		~	AACIS	47.020	AVCT	ANCII	AACZI	ANCOI	R	R	R	R	R	R	R	R
	#Z.X.16	AX	C1	AXC14	AXC24	AXC2	AXC12	AXC22	R	R	R	R	R	R	R	R	R
	#Z.X.17	A.	-	AAC14	AAC24	AACZ	AAC12		R	R	R	R	R	R	R	R	R
	#Z.X.18	AX	C5	AXC15	AXC25	AXC3	AXC13	AXC23	R	R	R	R	R	R	R	R	R
	#Z.X.19	4.	00	AAC15	AAC20	Anto	AACIS	AAC23	R	R	R	R	R	R	R	R	AGC AGC
	W=0	W=	=1	W=2	W=3	W=4	W=5	W=6	W=7	W=8	W=9	W=10	W=11	W=12	W=13	W=14	W=15




Table Annex3-8	3
----------------	---

The		compressio n-flag	iq-start- bit	iq-end- bit	inband- compression- start-bit	inband- compression- end-bit	agc- start-bit	agc- end-bit
	Cpri flow 0	true	64	575	0	3	2392	2395
	Cpri flow 1	true	576	1087	4	7	2396	2399

following example 2 is a configuration example with IQ data uncompressed, where cpri flow 0
 corresponding to 100 MHz NR cell's antenna 0 and cpri flow 1 corresponding to 100 MHz NR
 cell's antenna 1:




Figure Annex3- 4 Two uncompressed cpri-flows under 10.1376Gbps line rate of example 2



2

3

4

Table Annex3- 9 Parameter configuration of two uncompressed cpri-flows under 10.1376Gbps line rate

	compressio n-flag	iq-start- bit	iq-end- bit	inband- compression- start-bit	inband- compression- end-bit	agc- start-bit	agc- end-bit
Cpri flow 0	false	0	1087	0	0	2392	2395
Cpri flow 1	false	1088	2111	0	0	2396	2399

5 A3.5.1.3 Transceiver parameter acquisition

The eCPRI transceiver parameter acquisition defined by O-RAN specification can be used in the
 CPRI transceiver parameter acquisition.

8 O-ran-interface-cpri.yang and o-ran-tranceiver.yang are associated via a port-number under cpri-9 interface, to represent corresponding receiver parameters on the port-number interface.

10 A3.5.1.3.1 Procedure

A3.5.1.3.2 Transceiver Procedure

12 **Pre-condition:**

13

24

M-plane connection between the NETCONF client and the O-RU₈ is established.

14 **Post-condition:**

15 At the end of this procedure, the NETCONF client obtains the $O-RU_8$ transceiver module 16 information.

17 **Basic procedure:**

During a start-up phase, the O-RU₈ detects the transceiver module and stores data information
 from a transceiver module in a file;

- 20 2) The NETCONF client obtains the file according to an upload process of netconf-yang file.
- 21 3) Exception:
- If the transceiver module is inserted during the file upload process, then the process will
 provide a file with previous content, or fails.
 - If the FHM₈ is unable to extract data from the transceiver module, or the file does not



exist, then the FHM₈ will not create file or delete the file previously created (note: the file upload will fails because the upload process requests a file that does not exist).

A3.5.1.3.3 M-plane configuration procedure of CPRI interface 3

Pre-condition: 4

M-plane connection between the NETCONF client and the O-RU₈ is established.

Post-condition: 6

At the end of this procedure, the O-RU₈ CPRI U-plane configuration is completed.

Basic procedure: 8

CPRI link U-plane information is configured according to newly defined o-ran-processing-element-9 cpri model. The configuration information includes whether to compress IQ data, start bit position 10 of IQ data, end bit position of IQ data, start bit position of compression information, end bit 11 position of compression information, AGC start bit position, AGC end bit position and the like. 12 After completing IQ configuration process for the CPRI interface, CPRI mapping relationship on a 13 southbound CPRI interface is determined. Different IQ configurations are required on the CPRI 14 interfaces for different cell bandwidth and antenna configurations. 15

16

1

2

5

7

17

A3.6Software Management 18

19 The Software Management function provides a set of operations allowing the desired software build to be downloaded, installed and activated at the O-RU₈. Successful software activation operation 20 does not mean an O-RU₈ is running the just activated software build. An RPC<reset> operation is 21 required to trigger the O-RU₈ to take the activated software build into operational use. A single 22 software build may be considered as set of internally consistent files compliant within such a build. 23 Software build is a subject of versioning and maintenance and as such cannot be broken. 24 Replacement of files within a build is prohibited, as this will cause software version 25 incompatibility. The use of compression and ciphering for the content of the software build is left to 26 vendor implementation. The only file which shall never be ciphered is the manifest.xml file.It is 27 also Vendor's responsibility to handle software build/ package/ file integrity check. The O-RU₈ 28 provides a set of so called "software slot" or "slot". Each slot provides an independent storage 29 location for a single software build. The number of slots offered by O-RU₈ depends on the devices' 30 capabilities. At least two writable slots shall be available at the O-RU₈ for failsafe update operation. 31 Presence of read only software slot is optional. The software slots are resources provided by the O-32 RU₈ and as such are not the subject of creation and deletion. The size of individual software slot is 33 34 fixed and determined by the O-RU₈'s vendor and sufficient to accommodate the full software build. Copyright © 2021 O-RAN ALLIANCE e.V.



A3.6.1 Specific Conventions

2 A3.6.1.1 Comparison of specification requirements

A comparison of differences between this chapter and the O-RAN M-plane Specification [1] is shown in the table below:

	specification of O-RAN M-	Requirements of the
	plane	present specification
software slot	at least two writable software slots are supported, and read only software slot is optionally supported	the same as the O-RAN specification
sFTP	password-based O-RU ₈	password-based O-RU ₈
transport	certification and public	certification and public
certification	key(DSA/RSA) list-based	key(DSA/RSA) list-
	sFTP server certification;	based sFTP server
	certificate based O-RU ₈ and sFTP server certification	certification

5 Table Annex3- 10 Comparison of differences with software management related specification

6 A3.6.1.2 YANG model

- Please refer to o-ran-software-management.yang model for relative detailed definitions ofNETCONF.
- 9 A3.6.1.3 Conception and terms
- 10 Translation of basic concepts in this chapter:
- 11 **Package--software package:** a package contains one or more builds.
- Build--software compilation package: a build can be considered as set of internally consistent
 files, and a specific hardware type corresponds to the corresponding build.
- Software-slot--software storage area: Each software-slot is an independent storage space, and each software build is stored in a different software-slot. The number of software-slots offered by O-RU₈ depends on the device's storage capacity.



1 Files -- software files.

2 A3.6.2 Package

- 3 The package is delivered by the $O-RU_8$ vendor.
- 4 Each package includes:
 - manifest.xml
 - software files to be installed on O-RU₈

The name of package should follow the following format:

8

5

6

7

9

10

11

12

13

14

15

16

17

18

"<Vendor Code><Vendor Specific Filed>[#NUMBER].EXT"

Where:

- *Vendor Code* is a mandatory part which has two capital characters,
- *Vendor Specific Field* is a mandatory part and consists of characters used to define a filename. The value must not include character "_" (underscore) or "#" (hash). The value can be defined per vendor for the human readable information. Version information is necessary in the Vendor Specific Field which defines load version,
 - *NUMBER* is optional and used when the original file is split into smaller pieces number after "#" indicates the number of a piece. Numbering starts from 1 and must be continuous;
- *EXT* is a mandatory part which defines the extension of filename. A vendor provides one or more software packages. Each software package shall be compressed by zip.
- Note: the name of package needs a <Vendor Code> prefix to avoid issue if two vendors provide
 files with same name.
- Note: the NETCONF client shall support ZIP functionality to enable support of compressed files
 types.
- 23 Note: the operator needs to manage and control which O-RU₈ files will be stored and used in the
- file server, e.g., based on O-RU₈ files provided by O-RU₈ vendors and network configurations. The
- operator needs to make sure that only the expected version of $O-RU_8$ files will be transferred from the file server to the $O-RU_8$. Different versions of files for $O-RU_8$ with the same vendor and same
- the file server to the $O-RU_8$. Different versions of files for $O-RU_8$ with the same vendor and same product code should be avoided.
- The content of the manifest.xml file allows to maintain software update process correctly in terms of compatibility between $O-RU_8$ hardware and software build to be downloaded. The content of the Manifest file prohibits the $O-RU_8$ from installing software builds designed for device based on different hardware. The format of the manifest.xml file is:

<xml>

<manifest version="1.0">/// @version describes version of file format (not the content)



<products></products>
<pre><product <="" code="0818820\.x11" pre="" vendor="XX"></product></pre>
name="RUXX.x11" build-Id ="1"/>
<pre><product <="" code="0818820\.x12" pre="" vendor="XX"></product></pre>
name="RUXX.x12" build-Id ="1"/>
<product build-id="2" code="0818818\" name="RUYY" vendor="XX"></product>
/// @vendor is as reported by
O-RU ₈
///@code is a regular
expression that is checked against productCode reported by O-RU8
/// @name is optional and
used for human reading – MUST NOT be used for other purposes!
/// @buildId is value of
build@id (see below)
<builds></builds>
 build id="1" bldName="xyz"
bldVersion="1.0">
/// @id is index of available
builds.
/// @bldName and @bldVersion
are used in YANG (build-name, build-version)
<file <="" filename="xxxx" fileversion="1.0" td=""></file>
path="full-file_name-with-path-relative-to-package-root-folder" checksum="FAA898"/>
<file <="" filename="yyyy" fileversion="2.0" td=""></file>
path="full-file_name-with-path-relative-to-package-root-folder"
checksum="AEE00C"/ >
///@fileName and
@fileVersion are used in YANG (name, version)
/// @path is full path (with
name and extension) of a physical file, relative to
package
root folder,used in YANG (local-path)
/// @checksum is used to



chech file integrity on O-RU8 side
 state="2" bldName="xyz" bldVersion="1.0">
<file <="" filename="xxxx" fileversion="1.0" td=""></file>
path="full-file_name-with-path-relative-to-package-root-folder"
checksum="FAA898"/>
<file <="" filename="yyyy" fileversion="2.0" td=""></file>
path="full-file_name-with-path-relative-to-package-root-folder" checksum="AEE00C"/>
<file <="" filename="zzzz" fileversion="1.5" td=""></file>
path="full-file_name-with-path-relative-to-package-root-folder" checksum="ABCDEF"/>


- 1 Note: Keywords in manifest.xml example are in bold, the keywords must be strictly followed 2 considering of cross-vendor cases.
- Note: Correspondency between content of manifest.xml tags and content of o-ran-software management.yang is:
- 5 XML tag "product vendor" corresponds to content of leaf "vendor-code",
- 6 XML tag "code" corresponds to content of leaf "product-code",
- 7 XML tag "build-Id" corresponds to content of leaf "build-id",
- 8 XML tag "bldName" corresponds to content of leaf "build-name",
- 9 XML tag "bldVersion" corresponds to content of leaf "build-version",
- XML tag "fileName" corresponds to content of leaf "name" in list "files",
- -XML tag "fileVersion" corresponds to content of leaf "version" in list "files".
- 12 A3.6.3 Software Inventory Query Procedure
- 13 **Pre-condition:**
- 14 When M-plane NETCONF session is established, this procedure can be started.
- 15 **Post-condition:**



- 1 NETCONF client successfully collected the software inventory information from NETCONF server
- 2 at the end of this procedure.

3 **Basic procedure:**

4 The figure below shows an example of the software inventory query procedure.



Software Management _Software Inventory Query

Figure Annex3-5 Example of software inventory query procedure

- 8 1) NETCONF client sends rpc get operation to NETCONF server to query software-slot.
- 9 2) The NETCONF server sends rpc-reply to the NETCONF client to return detailed informationabout the software-slot.
- 11 Notes:

5

6

7

12 13

14

15

16

17

18

19

20

21

- Please refer too-ran-software-management.yang model for detailed information about softwareslot.
 - If a slot contains a file with integrity NOK, the O-RU₈ shall mark the whole slot with status as INVALID.
 - The content of a software-slot is fully under O-RU₈'s management including removal of the content occupying the slot (in case the slot is subject of software update procedure), control of file system consistency and so on. The slot content shall not be removed until there is a need for new software to be installed.
 - The empty slot parameters shall be set by NETCONF server as follows: name: up to vendor, not empty;



- 1 status: INVALID;
- 2 active: False;
- 3 running: False;
- 4 access: READ_WRITE;
- 5 product-code: up to vendor;
- 6 vendor code: up to vendor;
- 7 build-name: null;
- 8 build-version: null;
- 9 files: empty.

10 A3.6.4 Software Download Procedure

11 **Pre-condition:**

12 When M-plane connection is established, software download procedure can be started.

13 **Post-condition:**

14 $O-RU_8$ downloads all files specified and successfully stores the downloaded files in the $O-RU_8$'s 15 file system at the end of this procedure.

16 **Basic procedure:**

17 The figure below shows an example of the software download procedure.








Figure Annex3- 6 Example of software download procedure

- 1) NETCONF client send software-download operation to NETCONF server.
- 2) The NETCONF server replies to the NETCONF client with software-download state.
- 3) O-RU₈ transports software files by using sFTP protocol.
- 4) The NETCONF server sends a download-event notification to the NETCONF client.
- 5) If there are multiple software files to be downloaded, the above will be repeated until all of files have been downloaded.

Notes:

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

19

20

21

- The NETCONF client determines the software file to be downloaded according to hardware information of the O-RU₈ (vendor number, product number, product name, etc.) and the manifest.xml file of the software package.
- The software download sFTP transmission supports the following types of authentication: password-based O-RU₈ authentication and public key (DSA/RSA) list-based sFTP server authentication.

A3.6.5 Software Installation Procedure

18 **Pre-conditions:**

- M-plane NETCONF session established.
 - At least one software slot with a status of active::False and running::False in O-RU₈.
- Software Download has been completed successfully and files are available in O-RU₈.

22 **Post-condition:**





• O-RU₈ software is installed in the specified target software-slot.

Basic procedure:

1

2

3 The software installation procedure is shown in FIG. 32.

Software Management_Software Installation




Figure Annex3-7

5

11

4

- NETCONF software-install rpc is used to install the previously downloaded software (all files
 provided in the package) to the specified target software-slot on O-RU₈. This slot must have status
 active::False and running::False.
- 10 The O-RU₈ shall send an immediate rpc-reply message with one of following statuses:
 - STARTED: software install operation has been started;
- FAILED: software install operation could not be proceeded, reason for failure in errormessage.
- 14 When O-RU₈ completes the software install or software install procedure fails, the O-RU₈ will send
- 15 NETCONF **install-event** notification with one of the following statuses:



2

3

4

5

12

13

15

17

- COMPLETED;
 - FILE_ERROR: operation on the file resulted in in error, disk failure, not enough disk space, incompatible file format;
 - INTEGRITY_ERROR: file is corrupted;
 - APPLICATION_ERROR: operation failed due to internal reason.

6 When the software install commences, the $O-RU_8$ shall set the slot status to INVALID. After the 7 install procedure finishes, the $O-RU_8$ shall change the slot status to its appropriate status. This 8 operation avoids reporting of inaccurate status when the install procedure is in operation or when it 9 is interrupted (e.g., by spurious reset operation).


- 10 A3.6.6 Software Activation Procedure
- 11 **Precondition:**
 - M-Plane NETCONF session established.
 - Software slot to be activated has status VALID.
- 14 **Post-conditions:**
 - O-RU₈ software activates to the version of software slot.

16 **Basic procedure:**

The software activation procedure is shown in FIG. 33.

Copyright © 2021 O-RAN ALLIANCE e.V.







4

5

6

7

8

9

1

NETCONF software-activate rpc is used to activate the software. The name of the software-slot is specified in the activate request.

- The O-RU₈ shall send an immediate rpc-reply message with one of following statuses:
 - STARTED: software activation operation has been started; •
 - FAILED: software activation operation could not be proceeded, reason for failure in • error-message.



5

6

When the activation is completed, the O-RU₈ shall send the NETCONF **activation-event** notification with the status of activation. The following status is returned in the NETCONF **activation-event** notifications:


- COMPLETED: activation procedure is successfully completed. O-RU₈ must be restarted via NETCONF reset rpc for the new software activated.
 - APPLICATION_ERROR: operation fails due to internal reason.

7 Only one software slot can be active at one time. Thus, **software-activate** command will set 8 active::True to the slot that was provided in the rpc and automatically set active::False to the 9 previously activated slot.

10 NETCONF **reset** rpc shall be sent to O-RU₈ to activate the version of the software slot. O-RU₈ 11 restarts and performs startup procedure as described in Chapter 3 as regular startup with new 12 software version running.

A3.6.7 Software Update Procedure

14 Basic Software Update Procedure is as following:



15 16

Figure Annex3-9 Basic procedure of software update

17

18

 1. NETCONF client performs a software inventory operation and determines that a new software

 Copyright © 2021 O-RAN ALLIANCE e.V.

 122



3

5

6

7

package is available and can be installed on the O-RU₈.

- 2. NETCONF client using the software-download rpc requests the O-RU₈ to download a 2 software package (if the software package contains several files, steps 2-4 need to be performed repeatedly until all files have been downloaded). 4
 - 3. $O-RU_8$ sends rpc response that download was started.
 - 4. O-RU₈ finishes downloading the file(s) and reports this by sending the download-event notification.
- 5. NETCONF client requests installation of the software using software-install rpc, and provides 8 the slot name where the software needs to be installed along with a list of filenames to be 9 installed (if the software package contains only one file, the list will contain only one entry). 10
- 6. O-RU₈ sends rpc response that installation was started. 11
- 7. $O-RU_8$ sets installation slot status to INVALID. 12
- 8. O-RU₈ installs the software and after successful installation (with checksum control) changes 13 status of the slot to VALID. 14
- 9. O-RU₈ notifies the NETCONF client that the installation is finished using install-event 15 notification. 16
- 10. NETCONF client requests the O-RU₈ to activate the newly installed software using the 17 software-activate rpc. 18
- 11. O-RU₈ sends rpc response that activation was started. 19
- 12. For requested slot, O-RU₈ changes active::True and at the same time sets active::False on 20 previously active slot. 21
- 13. O-RU₈ notifies NETCONF client about activation finished using the activation-event 22 notification. 23
- 14. NETCONF client restarts the O-RU₈ forcing it to use the newly installed and activated 24 software. The O-RU₈ restarts as regular startup with new software version running. 25

A3.6.8 **Factory Reset** 26

O-RU₈ can be reset to the factory default software by activating the software-slot containing the 27 factory default software and initiating NETCONF reset rpc. O-RU₈ may clear persistent memory 28 data during factory reset as vendor implementation option. This function is optional. 29

A3.7Fault Management 30

A3.7.1 **Specific Conventions** 31

- This chapter refers to Chapter 8 and Appendix A of the O-RAN M Plane Specification [3]. Because 32 of the general nature of alarm management, this chapter basically follows the original specification 33 in terms of functions, procedures and options. 34
- In order to improve the readability of the Chinese version, the content of the original text has been 35 modified and the fault levels described in Appendix A have been moved to Section 4.5.2.6. In 36



addition, in order to maintain the consistency of the revised text, some notes have been added tohelp reader to understand.

3 A3.7.2 Overview of Fault

4 A3.7.2.1 Overall situation

5 The O-RAN fault management mechanism is based on O-RAN NETCONF management 6 framework and the specification covers alarm management of O-RU₈. The mechanism includes two 7 types of operation body, an alarm server and an alarm client which are simplified as Server and 8 Client below in this section.

9 **Operation body:**

10 1) Server: NETCONF server, as defined in Basic Conventions of Chapter 1.

11 **2)** Client: NETCONF client, as defined in Basic Conventions of Chapter 1.

The server is the main body for maintaining fault information. It maintains an "active-alarm-list" (including Critical, Major and Minor levels, and excluding WARNING level) and sends "alarm notification" to the subscribing body when the alarms change. The alarm notification contains only changed portion of alarms, not all alarms.

16 Main operation:

- The main functions provided by the server are "Reading active-alarm-list", "Notifying", Subscribing" and "cancel subscription".
- 19 **Reading active-alarm-list:** the client can use this feature to get all current activity alarm 20 information.
- Subscribe/cancel subscription: the client initiates to the server with subscription notification or cancel subscription notification.
- Notification: the server sends an alarm notification to the client when the alarm information
 changes.
- A3.7.2.2 Key definition and Description

A3.7.2.3 Granularity and identification of alarm message

27 The alarm messages are presented at the level of a single alarm.



Each alarm message is identified by the following three tuples: fault-id, fault-source and faultseverity. If the three tuples are the same, it identifies the same alarm; if there is any different tuple, it represents a different alarm.

4 A3.7.2.4 Fault-id

Fault numbers are divided into two categories: "public" and "manufacturer defined". Appendix A
defines common fault numbers and reserves more numbers for future expansion (Note: Common
fault numbers range from 0 to 999). Vendor defined fault number range is [1000 ... 65535].

- 8 A3.7.2.5 Fault-source
- Alarm notifications reported by NETCONF Server contain element "fault-source" which indicates
 the origin of an alarm. In general values of "fault-source" are based on names defined as YANG
 leafs:

12 - Source (in O-RU₈, Examples: fan, module, PA, port)

- indicates that fault sources within the O-RU₈. Value of "fault-source" is set as name of YANGleafs.
- *Note: In case the NETCONF Server reports an "unknown" fault-source, the NETCONF Client can
 discard the alarm notification.

17 - Source (outside O-RU₈)

Value of fault-source may be empty or may identify the most likely external candidate; forexample, antenna.

A3.7.2.6 Fault-severity

- Fault levels are defined as three types: critical, major, and minor, without warning, with the following meaning:
- 23 Severe: the scope specified in the alarm is no longer available.
- 24 Significant: the scope specified in the alarm is available but performance is degraded.
- 25 Normal: there are alarms, but no performance is impacted.
- A3.7.2.7 Failure source and affected object
- Both are concepts of functional body in the context of alarm. The former emphasizes the "source" and the latter (affected-objects) emphasizes the affected object. For example, if failure source is a



- quartz crystal oscillator (OCXO), the affected objects may be many of the components defined in
 the O-RU₈.
- The English version of the O-RAN specification emphasizes that when the failure source is in the O-RU₈, the failure source should not be placed in the affected-objects.
- 5 A3.7.3 Reading Alarm Procedure
- 6 The server is responsible for maintaining an active-alarm-list. This list does not contain any 7 "warning" level information. When an alarm is detected, it is added into the list; when the cause of 8 the alarm disappears, the alarm will be cleared, i.e., removed from the active-alarm list. Further, if 9 this alarm source is the fault-source of an existing alarm, then all associated alarms are removed 10 from the current fault list.
- 11 Operation mode:
- 12 The client operates "get" to read the active alarms list by NETCONF rpc, see FIG. 11-1 for 13 procedure.
- Reading NETCONF rpc operation is an operation for the full table, it has a strong initialization nature, and it is mainly used in an establishment phase of the alarm management relationship to get the initial situation of the alarms. During the operation, this mode can also be used periodically in low-frequency, to realize periodical synchronization of full tables of alarm management information for both parties, in case of long time step out of the alarm information due to unexpected situation.
- 20 For specific use of this method, this specification does not stipulate.






Figure Annex3- 10 Procedure of reading active alarm list

In the O-RAN alarm management system, NETCONF server provides alarm initial information in the form of full table by "obtaining active-alarm-list" operation, which is the "static" part. The client subscribes alarm notifications (with filtering conditions) to the server, the server (based on conditional filtering) finds the alarm changes and updates the local active-alarm-list, and then notifies the client of the alarm changes in form of alarm notifications. A complete alarm notification system is formed by a static part and a dynamic part.

The alarm notification subscription is initiated by the client and responded by the server, which includes two cases, with or without filtering conditions. Definitions of message formats of subscription with and without filtering conditions are given in chapter 4.5.3.2 and chapter 4.5.3.3, respectively. In high-level view, the NETCONF alarm subscription has a brief process shown in FIG. 19.

15

21

1

2

3

A3.7.3.1 Subscription message format

- 17 The NETCONF Client can "subscribe" to Fault Management Element by sending "create-18 subscription", RFC5277 [21], to NETCONF Server.
- 19 RFC5277 allows "create-subscription" below:
- 20 <netconf:rpc netconf:message-id="101"
 - xmlns:netconf="urn:ietf:params:xml:ns:netconf:base:1.0">



1	<create-subscription< td=""></create-subscription<>
2	xmlns="urn:ietf:params:xml:ns:netconf:notification:1.0">
3	<filter netconf:type="subtree"></filter>
4	<event xmlns="http://example.com/event/1.0"></event>
5	<eventclass>fault</eventclass>
6	<severity>critical</severity>
7	
8	<event xmlns="http://example.com/event/1.0"></event>
9	<eventclass>fault</eventclass>
10	<severity>major</severity>
11	
12	<event xmlns="http://example.com/event/1.0"></event>
13	<eventclass>fault</eventclass>
14	<severity>minor</severity>
15	
16	
17	
18	

Note: the NETCONF Client can disable/enable alarm sending only for all the alarms with same
 severity, not for a single alarm.










Figure Annex3- 11 Procedure of alarm subscription

3 A3.7.3.2 Case 1: Subscription request with filter conditions

4 NETCONF client subscribes "alarm-notif" filtering fault-severity: CRITICAL, MAJOR and 5 MINOR, and "measurement-result-stats" filtering "transceiver-stats" and "rx-window-stats" which 6 measurement-object is RX_ON_TIME only:

7	<rpc message-id="101" xmlns:netconf="urn:ietf:params:xml:ns:netconf:base:1.0"></rpc>
8	<create-subscription< td=""></create-subscription<>
9	xmlns="urn:ietf:params:xml:ns:netconf:notification:1.0">
10	<filter netconf:type="subtree"></filter>
11	<alarm-notif xmlns="urn:o-ran:fm:1.0"></alarm-notif>
12	<fault-severity>CRITICAL</fault-severity>
13	
14	<alarm-notif xmlns="urn:o-ran:fm:1.0"></alarm-notif>
15	<fault-severity>MAJOR</fault-severity>
16	
17	<alarm-notif xmlns="urn:o-ran:fm:1.0"></alarm-notif>
18	<fault-severity>MINOR</fault-severity>
	Copyright © 2021 O-RAN ALLIANCE e.V. 12




1	
2	<measurement-result-stats xmlns="urn:o-ran:performance-management:1.0"></measurement-result-stats>
3	<transceiver-stats></transceiver-stats>
4	
5	<measurement-result-stats xmlns="urn:o-ran:performance-management:1.0"></measurement-result-stats>
6	<rx-window-stats></rx-window-stats>
7	<measurement-object>RX_ON_TIME</measurement-object>
8	
9	
10	
11	
12	
13	A3.7.3.3 Case 2: Subscription request without filter conditions
14 15	NETCONF client subscribes default event stream NETCONF to receive all notifications defined in O-RAN YANG modules:
16	<rpc message-id="101" xmlns:netconf="urn:ietf:params:xml:ns:netconf:base:1.0"></rpc>
17	<create-subscription xmlns="urn:ietf:params:xml:ns:netconf:notification:1.0"></create-subscription>
18	<stream>NETCONF</stream>
19	
20	
21	A3.7.4 Procedure of reporting alarm
22 23	After the NETCONF client subscribes to an alarm notification, the NETCONF server is responsible for sending alarm notifications (alarm-notif) to the client, which involves two cases:
24 25	1) a new alarm is detected (note: this may be an alarm the same as the existing alarm with different fault source);
26	2) an alarm is removed from the active alarm list.

Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ



Alarm removed from the active alarm list caused by fault source detection is considered as alarm clearing, which will result in an alarm notification being sent to the NETCONF client. This is applicable for alarms that are explicitly associated with detected fault source. This is to avoid step loss of information between NETCONF clients that could result from a particular client detecting corresponding cell.

6 The NETCONF server only reports new alarms or alarms that have just disappeared in the alarm 7 notification, not all active alarms every time.



8

9

10

Figure Annex3- 12 procedure of an alarm notification

11 In short:


Alarms are reported in form of alarm notifications. According to filtering conditions, the server sends alarm notifications to the subscriber (client) when an alarm change required to be notified is detected. The notifications are at the level of a single alarm, not all alarm information is sent.

- The alarm updates (the alarm information identification is a ternary group: fault number, fault source, and fault level). When the alarm level needs to be updated, the server sends a new alarm notification first, and then sends the old alarm clearing notification. Example:
- When an alarm of fault ID with the same fault source is reported in different fault levels, the alarm level will be upgraded or downgraded, specifically: NETCONF server reports an alarm of "the same fault number, the same fault source, a new fault level, and the is-cleared field of "FALSE", and clear the previous alarm by reporting "fault ID, fault source, the original fault level, and iscleared of 'TRUE" (note: alarm update is achieved by adding new alarms first and then removing the old alarms).



A3.7.5 Procedure of terminating an alarm subscription

- 2 If the subscription is to be terminated, the client sends "<close-session>" operation in a subscription
- 3 session. See FIG. 11-4 for a flowchart.



4 5

Figure Annex3-13 Procedure of terminating an alarm subscription

6 A3.8 File Management

File transfers are done with sFTP. sFTP authenticates with account and password, which is
compared with the present specification as following:

9

Table Annex3-11

	O-RAN M-plane Specification	Modification herein
Configuration files	 a) account and password for authentication b) certificate for authentication 	only account and password for authentication

10 A3.8.1 File System Structure

- 11 The file System structure of the $O-RU_8$ is represented as a logical structure that is used by the file
- 12 management procedures. If the O-RU₈'s physical file structure differs from the logical file structure
- 13defined below, the O-RU₈ is responsible for performing the mapping between the two structures.Copyright © 2021 O-RAN ALLIANCE e.V.132



A3.8.1.1 Directory definition

- The O-RU₈ shall support the standardized file directory. The following are definitions of the file directory:
- 4 O-RAN/log/
- 5 O-RAN/PM/
- 6 O-RAN/transceiver/

7 A3.8.1.2 Specification comparison

8

Table Annex3-12

	O-RAN M-plane Specification	Modifications herein
Configuratio	Supporting O-	No supporting O-
n files	RAN/beamforming/	RAN/beamforming/

9 A3.8.2 File list retrieve procedure

10 This subsection describes file retrieve method which the $O-DU_8/NMS$ retrieves the file list from the 11 $O-RU_8$. One or multiple files' information can be retrieved by one retrieve file list operation (use of 12 wildcard is allowed). The $O-DU_8/NMS$ triggers the retrieve file list operation from the $O-RU_8$.

- 13 The following rpc is used for retrieve file list operation:
- 14 -rpc:retrieve-file-list
- 15 input
- logical path: the logical path of files to be retrieved, wild-card is allowed;
- file-name & file-name-filter: file name or file name filter, * is the wild-card;
- 18 output
- 19 status: whether O-RU₈ accepted or rejected the retrieve file list request;
- reject-reason: the reason why O-RU₈ rejects the request (only applicable if status is rejected);
- 21 file list: file list retrieved;
- 22 The following shows retrieve file list sequence diagram:








Figure Annex3-14

3 A3.8.3 File upload procedure

- This subsection describes file upload method from O-RU₈ to O-DU/NMS. sFTP is used as upload means, and one file can be uploaded by one upload operation. The O-DU₈/NMS triggers file upload operation to O-RU₈.
- Simultaneous multiple file upload operations can be supported under the same sFTP connection
 between O-RU₈ to O-DU₈/NMS. Following rpc parameters is used for upload operation:
- 9 -rpc: file-upload
- 10 input

12

- local-logical-file-path: the path of file to be uploaded locally (* is allowed as wild-card);
- 12 remote-file-path: URI of file on the O-DU₈/NMS;
- 13 output
- status: whether O-RU₈ accepted or rejected the upload request;
- 15 reject-reason: the reason why O-RU₈ rejects the request (only applicable if status is rejected)
- 16 The following shows the file upload sequence diagram:






Figure Annex3- 15

3 A3.8.4 File download procedure

This section describes file download method from O-RU₈ to O-DU₈/NMS. sFTP is used as download means, and one file can be downloaded by one download operation. The O-DU₈/NMS triggers file download operation.

- Multiple file download operations can be supported under one sFTP connection between O-RU₈ to
 O-DU₈/NMS.
- 9 Following rpc parameters is used for download operation:
- 10 -rpc: file-download
- 11 input
- 12 local-logical-file-path: the path of file to be downloaded (* is allowed as wild-card);;
- 13 remote-file-path: URI of file on the O-DU₈/NMS;






1 - output

2

3

- status: whether O-RU₈ accepted or rejected the download request;
- reject-reason: the reason why O-RU₈ rejects the request (only applicable if status is rejected)
- 4 The following shows the file download sequence diagram:



5

6



7 A3.9Synchronization plane management

8 The O-RU₈ is responsible for managing its synchronization status, to select one or more 9 synchronization input source(s) (based on vendor specific implementation) and assure that the 10 resulting accuracy meets that required by the Radio Access Technology being implemented.

11 A3.9.1 CPRI SYNC

12 A3.9.1.1 CPRI SYNC configuration

13 The O-RU₈ obtains associated clock from CPRI without configuration of O-DU₈.



A3.9.1.2 CPRI SYNC status

CPRI SYNC Status container is used to collect status information about the CPRI as a 2 synchronization source. This information can be used to represent operational information and is 3 useful for the operator to locate faults. This information is not used to obtain alarms automatically 4 by the O-DU₈. If the O-DU₈ is interested in CPRI SYNC status, it may send NETCONF <subscribe-5 notification> to the NETCONF Server in the O-RU₈. Notifications are reported merely when the 6 lock-state is changed. Before obtaining CPRI status information, O-DU₈ needs to make sure that the 7 CPRI is supported by the O-RU₈ by querying supported-timing-reference-types. The following table 8 contains related parameters of this container. 9

10 reporting-period

11 This parameter is used to define minimum time interval in seconds, sent by NETCONF Server.

12 default: 10

13 lock-state

17

22

23

This parameter is used to indicate whether the $O-RU_8$'s clock system is locked in a line up state of a reference clock and a CPRI link recovered by a CPRI associated clock. The locked and unlocked states are defined by a specific implementation.

• LOCKED:

a) the clock system is locked in the reference clock recovered by the CPRI associated
 clock, i.e. hardware PLL locked

- b) CPRI links line up (or in a state that is considered to indicate that the CPRI links can be operated properly, F-status indication)
 - note: LOCKED when both a) and b) are satisfied
 - UNLOCKED:

a) the clock system isn't locked in the reference clock recovered by the CPRI associated
 clock, i.e. hardware PLL unlocked

- b) CPRI links line up (or in a state that is considered to indicate that the CPRI links can
 be operated properly, F-status indication)
- note: UNLOCKED when either a) or b) occurs. When a) occurs, alarm item is 18 synchronization error; When b) occurs, alarm item is 17 no sync source.
- 30 sources
- This parameter describes a port selection of a clock source, controlled by the $O-RU_8$.
- 32 Refer to o-ran-sync-cpri.yang YANG Model for details.



1 A3.10O-RU₈ U-plane Configuration

This chapter refers specifically to the U-plane configuration of the O-RU₈ based on CPRI Option8
split, i.e., the U-plane configuration of the O-RU₈ according to the architectural model chapter.

4 A3.10.1 Specific Conventions

5 A3.10.1.1 YANG model

O-RU₈ U-plane under CPRI Option8 split is modeled with reference to O-RU₇₋₂ U-plane modeling
 under the condition of eCPRI Option7-2 split, o-ran-uplane-conf.yang and newly defined o-ran uplane-conf-option8.yang. Main relations and differences between the two are compared in the
 following table.

10

Table Annex3- 13 U-plane comparison of Option7-2 and Option8

eCPRI option7-2	CPRI option8	Main changes
static-low-level-tx- endpoint	static-tx-endpoint	new definition with reference;
static-low-level-rx- endpoint	static-rx-endpoint	new definition with reference;
low-level-tx-endpoint	tx-endpoint	new definition with reference;
low-level-rx-endpoint	rx-endpoint	new definition with reference;
low-level-tx-link	tx-link	new definition with reference;
low-level-rx-link	rx-link	new definition with reference;
endpoint-types	endpoint-types-option8	new definition with reference;
		original parameters seem be not applicable
endpoint-capacity- sharing-groups	not support	
endpoint-prach-group	not support	
tx-array-carriers	tx-array-carriers	reuse without supporting laa;
rx-array-carriers	rx-array-carriers	reuse
tx-arrays	tx-arrays	reuse





rx-arrays	rx-arrays	reuse
relations	relations	reuse
eaxc-id-group- configuration	not support	
general-config	not support	

- 1
- 2
- 3

4 A3.10.1.2 Comparison of Specification Requirement

- 5 The content of this chapter is newly written and is not relevant to the O-RAN specification.
- However, portions of this specification refer to the U-plane configuration under the O-RAN
 specification eCPRI Option 7-2 split.
- 8 A3.10.2 Format of eaxc-id
- 9 eaxc-id definition consistent with the O-RAN specification is used, ORAN-WG4.CUS.0-v03.00[2]
 10 may be referred for the specific format.
- A3.10.3 U-plane Endpoint Addressing
- For CPRI protocol-based connections, Option8 is used to split the O-RU₈, and eaxc-id is used for resource mapping and U-plane endpoint addressing.
- 14 This method is applicable to end-to-end CPRI Option8 architecture.
- This method is also applicable to an architecture converting from eCPRI Option7-2 to CPRI Option8, where O-DU₈ and FHGW_{7-2→8} are connected based on an eCPRI Option7-2, FHGW_{7-2→8} and O-RU₈ are connected CPRI Option8.
- Different eaxc-ids correspond to different logical functions, such as cell, carrier, and space division dataflow. The end-to-end dataflow from a processing end of the O-DU₈ to an antenna end of the O-RU₈ are identified.
- 21 During the configuration procedure:
- O-DU₈ configures eaxc-id for the O-RU₈ U-plane endpoint, and also specifies a physical antenna,
 see tx-endpoint and rx-endpoint in o-ran-upline-conf-option8.yang which realizes mapping between
 logical functions and O-RU₈ physical resources.



O-DU₈ configures a relationship between U-plane endpoints and CPRI dataflow for the O-RU₈,
 which realizes the addressing of CPRI dataflow and O-RU₈ U-plane endpoint.

4 During data transmission, in combination with CPRI U-plane dataflow model of 4.3.1.2:

5 In a downstream direction, the O-RU₈ obtains CPRI dataflow from the CPRI interface, and finds 6 corresponding U-plane transmitting endpoint tx-endpoint according to eaxc-id, and transmits the 7 processed data to corresponding physical antenna.

- 8 In an upstream direction, the O-RU₈ receives data from the physical antenna, and finds 9 corresponding U-plane receiving endpoint rx-endpoint according to eaxc-id, and transmits the 10 processed data to the CPRI dataflow on corresponding CPRI interface.
- 11

17

18

20

21

23

24

30

31

33

34

35

36

3


12 The following is rules for configuring the eaxc-id by $O-DU_8$:

For the same O-RU₈, only one eaxc-id is configured for each dataflow in the same direction (e.g.,
upstream or downstream), and different eaxc-ids are configured for different dataflow. eaxc-ids can
be the same for dataflow in different directions (upstream and downstream) for the same O-RU₈.

- For the same upstream U-plane data stream,
 - ✓ lower-level-tx-endpoint in FHM_8 is configured with the same eaxc-id with the sending endpoint tx-endpoint in O-RU₈.
- 19 For the same downstream U-plane data stream.
 - ✓ Low-level-rx-endpoint in the FHM_8 with the same eaxc-id configured with the receiving endpoint rx-endpoint in the O-RU₈.
- For the same user-facing data stream for the same shared cell.
 - \checkmark Sending endpoint tx-endpoint in different O-RU₈s configured with the same eaxc-id.
 - \checkmark Receive endpoint rx-endpoint in different O-RU₈s configured with the same eaxc-id.
- For the same O-RU₈, only one eaxc-id is configured for each dataflow in the same direction
 (e.g., upstream or downstream), and different eaxc-ids are configured for different dataflow.
 The eaxc-ids can be the same for dataflow in different directions (upstream and downstream)
 for the same O-RU₈.
- 29 For the same upstream U-plane dataflow,
 - ✓ lower-level-tx-endpoint in FHM₈ is configured with the same eaxc-id as the tx-endpoint in O-RU₈;
- ³² For the same downstream U-plane dataflow,
 - ✓ low-level-rx-endpoint in FHM₈ is configured with the same eaxc-id as the rx-endpoint in O-RU₈;
 - For the same U-plane dataflow for the same shared cell,
 - \checkmark tx-endpoints in different O-RU₈ are configured with the same eaxc-id;



- rx-endpoints in different O-RU₈ are configured with the same eaxc-id;
 O-RU₈ shall reject a configuration request that violates the above rules.
- 5 A3.10.4 U-plane Configuration
- 6 O-RU₈ U-plane routing configuration under CPRI Option 8 split is shown below.
- 7 For more information, refer to o-ran-uplane-conf-option8.yang.



9

11

- Figure Annex3-17 O-RU₈ U-plane routing configuration under Option8 split
- 10 **Pre-condition:**
 - M-plane connection between the NETCONF client and the O-RU₈ is established.
- 12 **Post-condition:**
- 13 U-plane routing configuration is completed.

ORAN.WG7.IPC-HRD-Opt8.0-v03.00



1 **Basic procedure:**

2

3 4

5

6

7

8

9

10

11

12

13

14

15

16

20

21

24

25

27

28

31

32


36

39

40

- 1) NETCONF client gets the intrinsic properties of the $O-RU_8$ by reading the following parameters via RPC edit-config:
- o-ran-uplane-conf-option8.yang
 - ✓ tx-arrays
 - ✓ rx-arrays
 - ✓ static-tx-endpoints list
 - ✓ static-rx-endpoints list
 - o-ran-interfaces-cpri.yang
- ✓ interface element
- 2) NETCONF client checks relationships between the elements read in step 1):
 - ✓ static-tx-endpoint element and tx-array element;
 - ✓ static-rx-endpoint element and rx-array element;
 - ✓ static-tx-endpoint element and interface element;
 - ✓ static-rx-endpoint element and interface element;
 - \checkmark tx-arrays, rx-arrays and element thereof.
- NETCONF client checks whether the following configurations meet the user cell configuration
 requirements, e.g., being connected with a specific antenna array and able to support the target
 service type, etc.
 - ✓ tx-endpoint
 - ✓ rx-endpoint
- 4) NETCONF client assigns eaxc-id for tx-endpoint/rx-endpoint. The assignment rules see U plane endpoint addressing, and configures the eaxc-id to a terminal by RPC edit-config.
 - ✓ tx-endpoint
 - ✓ rx-endpoint
- 26 5) NETCONF client creates a carrier by RPC edit-config
 - ✓ tx-array-carriers
 - ✓ rx-array-carriers
- 6) NETCONF client configures the U-Plane interface for the northbound CPRI interface via RPC
 edit-config
 - ✓ processing-elements
 - ✓ AxC-information
- NETCONF client establishes U-plane routing for the O-RU₈ by creating and configuring the
 following parameters via RPC edit-config, and thus associating the CPRI northbound interface,
 the transceiver terminal, and the carrier.
 - ✓ tx-links
- 37 ✓ rx-links
- 38 8) NETCONF client activates the carrier via RPC edit-config
 - \checkmark tx-array-carriers.active = ACTIVE
 - \checkmark rx-array-carriers.active = ACTIVE
- 41 **Example of U-plane configuration:**





option8 U-plane Configuration and Carrier Creation Examples

Figure Annex3-18



1

2 A3.10.5 Carrier State Management

The state management of carrier is consistent with that described in the O-RAN specification, unless otherwise specified. The following table describes a comparison of value range supported by this specification and the O-RAN specification.

6

	O-RAN Specification	This specification
Value range of carrier active, configurable	INACTIVE (default)	the same as O-RAN specification
parameter	ACTIVE	the same as O-RAN specification
	SLEEP	the same as O-RAN specification
Value range of carrier state, read-only parameter	DISABLED	the same as O-RAN specification
	BUSY	no supported
	READY	the same as O-RAN specification

Table Annex3- 14 Comparison of carrier

7

12

8 A3.11 Delay Measurement and Management

9 A3.11.1 Convention

10 This specification is direct at indoor distribution scenario, in which current O-RU₈s are all at single-

- 11 level leaf stage, and do not involve cascade or multiple uplink. Therefore, this specification has the
- 13 $O-RU_8$ cascade, not involved.
- 14 O-RU₈ multiple uplink, not involved.

following scenario conventions:


- 15 O-RU₈ multiple uplink and cascade, not involved.
- 16 A3.11.2 Delay Model



1 CPRI protocol based on the Option 8 physical layer functional split is used for a fronthual interface 2 between the FHM₈ and the O-RU₈. The model presented in this section supports both O-RU₈ in 3 indoor distribution that docks the FHM₈, and O-RU₈ in outdoor macro station in the future.

The CPRI delay management model is holistic in nature and often needs to be described from DU south-port to air port for complete representation. FIG. 4.9-1 lists the delay management model given in CPRI V7.0 Section 4.2.9

6 given in CPRI V7.0 Section 4.2.9.




7

8

Figure Annex3- 19 CPRI delay management model (cascade)

9 CPRI start point of the system in which the O-RU₈ located may be O-DU₈ (corresponding) that 10 provides CPRI interface, or it may be CPRI interface FHM₈ for converting from 7-2x to 8, so the 11 traditional REC in the CPRI model needs to be generalized to the CPRI Master to achieve an 12 independent and complete description of the O-RU₈ model, as shown in FIG. 4.9-2 for details.



13

14

Figure Annex3- 20 Relationship between O-RU₈ and CPRI Master

The elliptical region in the figure may be a cable, an FHM₈ of a primary CPRI interface, a multilevel CPRI FHM₈ cascade or an indefinite multi-level CPRI O-RU₈ and so on. In either above cases, the delay relationship between a given O-RU₈ and the CPRI Master is limited to the four elements, R1, R4, T12, and T34, which specifically are:

- point R1: relationship between a CPRI frame header and absolute time; relationship between
 IQ data and CPRI frame header;
- 21 point R4: no need particular attention.



1 T12: TX's (generalized) transmission delay.


T34: RX's (generalized) transmission latency.

3 In order to further enhance the expressiveness of the model, it may be useful to define:

Offset of the CPRI frame header of the point R1 relative to absolute time: **TR1_Offset** in Tc, which is used as a descriptive reference for time of the CPRI system. Each R1 point has one. Optionally, this time reference can be conventionally specified as absolute time by default when it is not required.

Relative position of the IQ data at point R1 and the CPRI frame header: Dl_Offset in Tc with
reference to IR protocol, which describes time offset relationship between the IQ data and the CPRI
frame.

A3.11.2.1 Measurement Model



12

17 18

19

22

2

13 Figure Annex3- 21 Delay measurement after the O-RU₈ M-plane channel is normally established:

after receiving a delay measurement request message, the O-RU₈ reports its own delay measurements to the BBU via a delay measurement response message, which should include the following delays:


- Toffset
- T2a
- Ta3
- 20 TBdelay DL
- TBdelay UL
 - N(unit:basic frame, the difference of the frame position at RB3 relative to RB4
- 23 N is a specific concept of cascade RU, which is directly 0 in non-cascade mode.

A3.11.2.2 Timing model

Independence of the O-RU₈ model can be improved by detaching time (in frame number form) from
 delay configuration model. Based on TR1_Offset and T12, O-RU₈ can obtain global time in frame
 number form.



1 A3.11.2.3 Dataflow delay configuration model



3 Figure Annex3- 22 Schematic diagram of O-RU₈ side delay configuration compensation point




Figure Annex3- 23 Schematic diagram of O-RU₈ side delay configuration

Under this model, the O-RU₈ can take on all of delay compensation requirements independently, or it can take on part of the delay configuration requirements under the control of the CPRI Master.

A3.11.3 Delay Parameter Modeling

9

8

4

5

6

7

2

Table Annex3- 15 O-RU₈ delay parameters

Type of delay parameter	Name of delay parameter	Attribution level modeling of parameter	Description
RU delay attribution	Toffset	RU level parameter	one value per RU, in unit of ns
parameter, reported by RU, DU read-	T2a	carrier specificatio n parameter	one parameter per carrier specification, the carrier specification includes: 1. carrier format NR/LTE

Copyright © 2021 O-RAN ALLIANCE e.V.



only			2. spectrum bandwidth3. subcarrier spacingthe same value is still used when multipleCPRI uplink ports of RU are involvedin unit of ns
	Ta3	the same as above	the same as above
	TBdelayDl	RU level parameter	same value when multipath CPRI cascades are involved (very unlikely to exist) in unit of ns
	TBdelayUl	the same as above	the same as above
	T_Cal_DL_M AX	carrier specificatio n parameter	the parameter belongs to a digital domain and is not affected by the frequency band, with reference to T2a, Ta3 modeling in unit of ns
	T_Cal_UL_M AX	the same as above	the same as above
	Ν	Each pair of cascade ports	in unit of Tc (basic frame period); pass-by data introduced by cascade, frame header alignment compensation.
RU delay configurati on parameter, DU readable	T_Cal_DL	carrier antenna level parameter	one value per carrier antenna, the carrier antenna includes: 1. carrier 2. physical antenna For example, a 4T4R device single-carrier



and writable			has four T_Cal_DL configuration points; a 4T4R device dual-carrier has eight T_Cal_DL configuration points in unit of ns
	T_Cal_UL	the same as above	the same as above
	T12	RU.OptPort level parameter	CPRI T12, in unit of ns
	T34	RU.OptPort level parameter	CPRI T34, in unit of ns
	DL_Offset	carrier antenna level parameter	Offset relationship between IQ data and CPRI frame header, in unit of Tc
	TR1_Offset	RU.OptPort level parameter	Offset of frame number of point R1 relative to absolute time, in unit of Tc. Optional parameter.

1

5

6

7

8

A3.11.3.1 Scenario involved TR1 Offset 2

3 In the model given in FIG. 4.9.2.3-1, the frame number at the start point R1 of the CPRI reference time, includes two cases. 4

Case 1: FDD

In LTE FDD and similar systems that do not require alignment of 1PPS to work, the CPRI frame number at CPRI master exit is not required.

Case 2: TDD

Under LTE TDD, NR systems, gap frame header has an exact relationship to 1PPS. The CPRI 9 frame number at the CPRI master exit is aligned to 1PPS by default. 10

The CPRI frame number at the CPRI master exit may not be aligned to 1PPS in Case 2 under 11 certain usages. Defining parameter TR1_Offset in this case helps to supplement the expression 12 Copyright © 2021 O-RAN ALLIANCE e.V. 149



5

10

capability of delay configuration system, and RU can still recover the CPRI frame number aligned
 with 1PPS by using TR1_Offset, t12 in this case.

- 3 A3.11.3.2 Parameter grouping
- 4 Parameters to be measured at this level:

Toffset, one value for each RU, regardless of port.

6 T2a, Ta3, T_Cal_DL_MAX, T_Cal_UL_MAX, related to format, carrier bandwidth, 7 subcarrier spacing

- Parameters required to be measured for cascade (this specification does not refer to RU cascade,
 TBD):
 - TBdelayDl, TBdelayUl, N
- 11 CPRI link-related configuration parameters:
- 12 T12, T34, TR1_Offset
- 13 IQ data flow-related configuration parameters:
- 14 T_Cal_DL, DL_Offset, T_Cal_UL
- A3.11.3.3 Modeling after grouping
- 16 yang file: o-ran-delay-management-ru-cpri.yang
- 17 Measurement parameter required for this level: ru-delay-profile
- 18 Measurement parameter required for cascade: ru-delay-profile-cascade-related
- 19 CPRI link related configuration parameter: ru-delay-config-cpri-link-related
- 20 IQ dataflow related configuration parameter: ru-delay-config-data-flow-related
- A3.11.3.3.1 Modeling description of ru-delay-profile/ru-delay-profile-list-
- radio-related
- The reference factors for O-RAN's existing delay management modeling are carrier bandwidth and subcarrier spacing, and neither format, nor frequency point is included.

In CPRI class device practice, CPRI RU delay is mainly influenced by the format, carrier, and subcarrier spacing, with the format having the greatest influence and the latter two having relatively little influence. Factors such as frequency point have a small impact and are usually self-digested within the device without exposing the differences externally.



1	Therefore, this part of the parameter is modeled as follows:
2	Format Bandwidth Subcarrier spacing T2a Ta3 T_Cal_DL_MAX T_Cal_UL_MAX
3	The three underlined elements are used as table lookup keys to uniquely specify a set of relevant
4	experimental parameters within the current RU. In terms of value, formats such as COMMON,
5	LTE, NR, etc. are defined; frequency is expressed in kHz; subcarrier spacing is expressed in Hz.
6	The format COMMON means wildcard, and frequency and subcarrier interval of 0 means wildcard.
7	The model has the following usage:
8	case a: O-RU ₈ only have one set of delay paras,.
9	COMMON 0 0 t2a ta3
10	case b: LTE use one set of delay paras, NR use another set of paras.
11	COMMON 0 0 t2a ta3
12	case c: LTE NR use 2 set of delay paras
13	LTE 5000 15000
14	LTE 10000 15000
15	NR 100000 30000
16	

- 17 Recommended usage:
- 18

Table Annex3-16

LTE single mode single-carrier	COMMON 0 0 t2a ta3 T_Cal_DL_MAX T_Cal_UL_MAX
LTE single mode multi-carrier	COMMON 0 0 t2a ta3 T_Cal_DL_MAX T_Cal_UL_MAX
NR single mode single-carrier	COMMON 0 0 t2a ta3 T_Cal_DL_MAX T_Cal_UL_MAX
NR single mode multi-carrier	COMMON 0 0 t2a ta3 T_Cal_DL_MAX T_Cal_UL_MAX
LTE/NR bimode	LTE 0 0 t2a ta3 T_Cal_DL_MAX T_Cal_UL_MAX NR 0 0 t2a ta3 T_Cal_DL_MAX T_Cal_UL_MAX

A3.11.3.3.2 Modeling description of ru-delay-config-data-flow-related

20 Modeling perspective:



The CPRI RU delay configuration tends to be passive, i.e., by means of DU measuring, calculating,
 and sending pending configurations to RU.

3 Modeling approach:

In the RU perspective, a configuration model can be built based on its configuration points.
However, this approach is not easy to use externally because the configuration points within the RU
may be complex in multi-carrier and multi-format scenarios.


7 Mode selection:

8 From an external point of view, link between the DU/RU IQ dataflow is the eaxc-id. "Information 9 pair" of eaxc-id & delay is used as the basic element herein. On the one hand, DU is easy to 10 express, and on the other hand, RU is easy to use.

In detail, because the same eaxc-id or different eaxc-ids may be used for upstream and downstream of the same carrier antenna, it is not convenient to describe both DL and UL under one eaxc-id. For this reason, DL and UL are modeled separately:

- 14 dl_cal_ru_list : eaxc-id and t_cal_dl, DL_Offset
- 15 ul_cal_ru_list : eaxc-id and t_cal_ul
- 16 A3.11.4 Delay Management Procedure
- 17 The following figure shows a delay management procedure.







2

Figure Annex3- 24 Delay management procedure

3 A3.12Log Management

- 4 A3.12.1 Specific Conventions
- 5 A3.12.1.1 YANG model
- 6 o-ran-troubleshooting.yang: defining O-RU₈'s fault location log
- 7 o-ran-trace.yang: defining O-RU₈'s tracking log

8 A3.12.1.2 Comparison of specification requirements

- 9 Comparison of the differences between this chapter and the O-RAN Management Plane 10 Specification [1] is shown in the following table:
- 11

Table Annex3- 17 Comparison of differences of log management related specification

	O-RAN Management Plane Specification	Requirements of the present specification
Compression format of Log file	• .gz (DEFLATE) • .lz4 (LZ4)	gz



	.xz (LZMA2 - xz utils).zip (DEFLATE - zlib library)	
Log file size	not defined (recommending that the upload time be controlled within 3 minutes)	the same as O-RAN specification upper limit for log files is defined by vender, file can be renamed and dated

1 A3.12.2 Fault Location Log

A log used to locate a fault after system startup. It is recommended that the logs be graded and that only errors and logs that affect the operation of the system be introduced to default location log.

- 4 A3.12.2.1 Overview of YANG model
- 5 <u>o-ran-troubleshooting.yang</u>: defining fault location log of O-RU₈
- 6 namespace: urn:o-ran:troubleshooting:1.0
- 7 **RPC-reply:**
- 8

Table A	Annex3-	18
---------	---------	----

Parameter name	Parameter definition	Parameter type	Parameter value	Importance
status	RPC post- condition	enumeratio n	SUCCESS FAILURE	mandatory
failure- reason	reason for failure (coming into effect when status takes a value of FAILURE)	string	""	mandatory

9

- 10
- 11 **RPC:**
- <start-troubleshooting-logs> starts to create troubleshooting Log file, logging time starts from
 system startup to the time when this RPC is received



<stop-troubleshooting-logs> stops creating troubleshooting Log file, and ignores this RPC after
 sending out Notification (since the file has already been created)

3 Notification:


<troubleshooting-logs-generated> notifies that O-RU₈ controller that the troubleshooting Log file
 has been created, and carries Log filename.

6 A3.12.2.2 Procedure requirements

- After the $O-RU_8$ software system starts, it automatically starts to collect Logs and store them in the memory, and writes them to the file when it receives creating file command.
- 9 (1) Triggering the O-RU₈ with <start-troubleshooting-logs> to create a troubleshooting logs file,
 and the O-RU₈ replies rpc-reply to indicate whether the operation is successful or not.

11 (2) If rpc-reply shows the operation is success, the $O-RU_8$ starts to create fault location log file, and 12 sends <troubleshooting-logs-generated> after creating all Log files, to notify the $O-RU_8$ that 13 controller file has been created and is waiting to be collected, with all the URLs of the log files 14 carried therein. See File Management for file collection method.

(3) The O-RU₈ controller may send <stop-troubleshooting-logs> to stop the log file creation
 procedure if the rpc-reply indicates fail or if it is a long time before receiving the <troubleshooting-logs-generated> notification.



18 19

Figure Annex3- 25 Fault location log procedure

20 A3.12.3 Trace Log

Copyright © 2021 O-RAN ALLIANCE e.V.



ORAN.WG7.IPC-HRD-Opt8.0-v03.00

- Trace log is used to record a complete log of the system over a period of time and is controlled by
 the O-RU₈ Controller.
- 3 A3.12.3.1 YANG model overview
- 4 <u>o-ran-trace.yang</u>: defining Trace Log of $O-RU_8$.
- 5 namespace: urn:o-ran:trace:1.0
- 6 **RPC-reply:**
- 7

Table	Annex3-	19	
-------	---------	----	--

Parameter	Parameter	Parameter	Parameter	Importance
name	definition	type	value	
status	RPC post-	enumeratio	SUCCESS	mandatory
	condition	n	FAILURE	
failure-	reason for	string	<i>66 ??</i>	mandatory
reason	failure (coming into effect when			
	status takes a value of			
	FAILURE)			

8 **RPC:**

- 9 <start-trace-logs> starts to create trace log file, logging time starts from receiving RPC to receiving
 10 <stop-trace-logs>
- 11 <stop-trace-logs> stops creating the trace log file

12 Notification:

<trace-log-generated> notifies that O-RU₈ controller trace log file has been created, and carries Log
 filename.


A3.12.3.2 Procedure requirements

- (1) The O-RU₈ is triggered with <start-trace-logs> to start collecting trace logs, and the O-RU₈
 replies rpc-reply to indicate whether the operation is successful.
- (2) The O-RU₈ starts to create log files in a loop and issues a <trace-log-generated> notification,
 and the URL includes all created Log files.



(3) When the O-RU₈ controller needs to stop collecting the trace logs, it issues <stop-trace-logs>.
 The O-RU₈ immediately stops collecting the trace logs after receiving the <stop-trace-logs>, and indicates in rpc-reply that is-notification-last is TRUE.

4



- 5
- 6

Figure Annex3- 26 Procedure of tracing log

7 A3.13Startup procedure

8 This subsection describes a typical startup process for Option8 O-RU₈, with following main 9 differences from 7-2x:

10 1. CPRI L1 and L2 connections may be established in two main ways, default matching and 11 self-adaption. The Option8 O-RU₈ supports line rates of 10137.6Mbps and 24330.24Mbps in the 12 currently discussed context. The currently selected deployment mode is that the O-RU₈ and its 13 superior CPRI device are matched by default (optical or electrical aspect, rate and error correcting 14 code option, etc.) and are directly connectable, i.e., no CPRI link self-adaptive function is 15 introduced in the current period. The self-adaptive function will be discussed later.



1

2

3

4

5

6

7

8

9

2. CPRI clock does not require additional configurations for locking, but only needs to be monitored by alarms. Therefore, there is no clock synchronization attempt or configuration process in the startup procedure.

3. Considering the convenience of device management in configuration scenarios without carrier, the alarm management is placed in front of U-plane configuration.

4. Topology discovery is a behavior of CPRI Master, and O-RU₈ cascade scenario is not considered in the current period, it is not necessary to pay attention to it in the O-RU₈ context.

A3.13.1 Examples of O-RU₈ startup procedure

Startup procedure	Description	Reference chapter
Initialization of the O-RU ₈ northbound CPRI port	The CPRI link synchronization involves: rate (matching to determine the encoding format), error correcting code, and P- value selection.	none
	Once the above parameters are determined, the $O-RU_8$ can perform data interaction with the outside world at the MAC layer if the physical links and the upstream devices are normal. The following mode may be chose herein:	
	Mode 1:	
	$O-RU_8$ matches by default with the upstream device in options such as rate and error correcting code, which is directly connectable.	
	Mode 2:	
	By introducing self-adaption, and the O- RU_8 interacts with the upstream device, and each matches with an appropriate rate and error correcting code options according to a predetermined adaptation action; the P-value is extracted from the CPRI control word.	
	Note: O-RU ₈ provides a globally unique MAC address for each CPRI uplink port	

Table Annex3- 20 Option8 O-RU₈ startup procedure



Initialization of the M-plane network layer connection	By DHCP, O-RU ₈ obtains its own M- plane IP address as the basis for external interaction	Chapter 4.2.3
M-plane Call Home	O-RU ₈ initiates NETCONF Call Home to O-DU ₈	Chapter 4.2.4.1
establishing SSH connection	O-DU ₈ establish SSH connections with O-RU ₈ ; performing NETCONF certification	Chapter 4.2.4
NETCONF capacity discovery	performing NETCONF capacity discovery by O-RU ₈ and O-DU ₈	Chapter 4.2.5
NETCONF connection monitoring	performing NETCONF connection monitoring by O-RU ₈ and O-DU ₈	Chapter 4.2.5
Read O-RU ₈ parameter	obtaining O-RU ₈ parameter	
O-RU ₈ software management	O-DU ₈ verifies and manages the O-RU ₈ software, ensures that the O-RU ₈ software is as expected	Chapter 4.4
O-RU ₈ fault management	Initializing O-RU ₈ fault management to achieve state control of the O-RU ₈ . Note: Fault management is placed in front of the U-plane configuration so that the fault management of O-RU ₈ can be performed normally even when there is no cell configuration.	Chapter 4.5
O-RU ₈ U-plane management	Carrier antenna	Chapter 4.8.4
Delay configuration	Delay configuration	Chapter 4.9.4
Carrier status management	Carrier status management	Chapter 4.8.5
Fault management supplement	Supplementing corresponding fault management arrangement after the carrier being activated	Chapter 4.5

Copyright © 2021 O-RAN ALLIANCE e.V.






Figure Annex3-27 Examples of O-RU₈ startup procedure



A3.14 Appendix - YANG Model Tree Diagram

2 This appendix lists YANG model tree diagrams that are newly defined or modified by this 3 specification; refer to the O-RAN specification for other YANG models.

4 A3.14.1 A.1 o-ran-uplane-conf-option8 Module

5 The format for the uplane conf option8 module is provided below

6	module: o-ran-uplane-conf-option8
7	+rw user-plane-configuration
8	+rw tx-links* [name]
9	+rw name string
10	+rw processing-element -> /o-ran-pe:processing-elements/ru-elements/name
11	+rw tx-array-carrier ->/user-plane-configuration/tx-array-carriers/name
12	+rw tx-endpoint -> /user-plane-configuration/tx-endpoints/name
13	+rw rx-links* [name]
14	+rw name string
15	+rw processing-element -> /o-ran-pe:processing-elements/ru-elements/name
16	+rw rx-array-carrier ->/user-plane-configuration/rx-array-carriers/name
17	+rw rx-endpoint ->/user-plane-configuration/rx-endpoints/name
18	+ro endpoint-types-option8* [id]
19	+ro id uint16
20	+ro static-tx-endpoints* [name]
21	+ro name string
22	+ro restricted-interfaces* -> /if:interfaces/interface/name
23	+ro array -> /user-plane-configuration/tx-arrays/name
24	+ro endpoint-type? ->//endpoint-types-option8/id
25	+ro static-rx-endpoints* [name]
26	+ro name string



1	+ro restricted-interfaces* ->/if:interfaces/interface/name
2	+ro array -> /user-plane-configuration/rx-arrays/name
3	+ro endpoint-type? ->//endpoint-types-option8/id
4	+rw tx-endpoints* [name]
5	+rw name -> /user-plane-configuration/static-tx-endpoints/name
6	+rw compression!
7	+rw e-axcid
8	+rw o-du-port-bitmask uint16
9	+rw band-sector-bitmask uint16
10	+rw ccid-bitmask uint16
11	+rw ru-port-bitmask uint16
12	+rw eaxc-id uint16
13	+rw rx-endpoints* [name]
14	+rw name -> /user-plane-configuration/static-rx-endpoints/name
15	+rw compression
16	+rw e-axcid
17	+rw o-du-port-bitmask uint16
18	+rw band-sector-bitmask uint16
19	+rw ccid-bitmask uint16
20	+rw ru-port-bitmask uint16
21	+rw eaxc-id uint16
22	+rw non-time-managed-delay-enabled? boolean
23	+rw tx-array-carriers* [name]
24	+rw name string
25	+rw absolute-frequency-center uint32
26	+rw center-of-channel-bandwidth uint64
27	+rw channel-bandwidth uint64



1	+rw active? enumeration
2	+ro state enumeration
3	+rw type? enumeration
4	+ro duplex-scheme? enumeration
5	+rw rw-duplex-scheme? ->/user-plane-configuration/tx-array-carriers[name=current()//name]/duplex-scheme
6	+rw rw-type? -> /user-plane-configuration/tx-array-carriers[name=current()//name]/type
7	+rw band-number? -> /mcap:module-capability/band-capabilities/band-number {mcap:LAA}?
8	+rw lte-tdd-frame
9	+rw subframe-assignment enumeration
10	+rw special-subframe-pattern enumeration
11	+rw gain decimal64
12	+rw downlink-radio-frame-offset uint32
13	+rw downlink-sfn-offset int16
14	+rw rx-array-carriers* [name]
15	+rw name string
16	+rw absolute-frequency-center uint32
17	+rw center-of-channel-bandwidth uint64
18	+rw channel-bandwidth uint64
19	+rw active? enumeration
20	+ro state enumeration
21	+rw type? enumeration
22	+ro duplex-scheme? enumeration
23	+rw downlink-radio-frame-offset uint32
24	+rw downlink-sfn-offset int16
25	+rw gain-correction decimal64
26	+rw n-ta-offset uint32
27	+ro tx-arrays* [name]



ORAN.WG7.IPC-HRD-Opt8.0-v03.00

1	+ro name string
2	+ro number-of-rows uint16
3	+ro number-of-columns uint16
4	+ro number-of-array-layers uint8
5	+ro horizontal-spacing? decimal64
6	+ro vertical-spacing? decimal64
7	+ro normal-vector-direction
8	+ro azimuth-angle? decimal64
9	+ro zenith-angle? decimal64
10	+ro leftmost-bottom-array-element-position
11	+ro x? decimal64
12	+ro y? decimal64
13	+ro z? decimal64
14	+ro polarisations* [p]
15	+ro p uint8
16	+ro polarisation polarisation_type
17	+ro band-number -> /mcap:module-capability/band-capabilities/band-number
18	+ro max-gain decimal64
19	+ro independent-power-budget boolean
20	+ro capabilities* []
21	+ro max-supported-frequency-dl? uint64
22	+ro min-supported-frequency-dl? uint64
23	+ro max-supported-bandwidth-dl? uint64
24	+ro max-num-carriers-dl? uint32
25	+ro max-carrier-bandwidth-dl? uint64
26	+ro min-carrier-bandwidth-dl? uint64
27	+ro supported-technology-dl* enumeration



1	+ro rx-arrays* [name]	
2	+ro name	string
3	+ro number-of-rows	uint16
4	+ro number-of-columns	uint16
5	+ro number-of-array-layers	uint8
6	+ro horizontal-spacing?	decimal64
7	+ro vertical-spacing?	decimal64
8	+ro normal-vector-direction	
9	+ro azimuth-angle? decimal6	4
10	+ro zenith-angle? decimal64	
11	+ro leftmost-bottom-array-elemo	ent-position
12	+ro x? decimal64	
13	+ro y? decimal64	
14	+ro z? decimal64	
15	+ro polarisations* [p]	
16	+ro p uint8	
17	+ro polarisation polarisation	type
18	+ro band-number	->/mcap:module-capability/band-capabilities/band-number
19	+ro gain-correction-range	
20	+ro max decimal64	
21	+ro min decimal64	
22	+ro capabilities* []	
23	+ro max-supported-frequency-	ul? uint64
24	+ro min-supported-frequency-	ul? uint64
25	+ro max-supported-bandwidth	-ul? uint64
26	+ro max-num-carriers-ul?	uint32
27	+ro max-carrier-bandwidth-ul	? uint64



1	+ro min-carrier-bandwidth-ul? uint64
2	+ro supported-technology-ul* enumeration
3	+ro relations* [entity]
4	+ro entity uint16
5	+ro array1
6	+ro (antenna-type)?
7	+:(tx)
8	+ro tx-array-name? ->/o-ran-uplane-conf:user-plane-configuration/tx-arrays/name
9	+:(rx)
10	+ro rx-array-name? -> /o-ran-uplane-conf:user-plane-configuration/rx-arrays/name
11	+ro array2
12	+ro (antenna-type)?
13	+:(tx)
14	+ro tx-array-name? ->/o-ran-uplane-conf:user-plane-configuration/tx-arrays/name
15	+:(rx)
16	+ro rx-array-name? -> /o-ran-uplane-conf:user-plane-configuration/rx-arrays/name
17	+ro types* [relation-type]
18	+ro relation-type enumeration
19	+ro pairs* [element-array1]
20	+ro element-array1 uint16
21	+ro element-array2? uint16
22	+rw eaxc-id-group-configuration {mcap:EAXC-ID-GROUP-SUPPORTED}?
23	+rw max-num-tx-eaxc-id-groups? -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-tx-eaxc-id-groups
24 25	+rw max-num-tx-eaxc-ids-per-group? -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-tx-eaxc-ids-per-
23	group +rw max-num-rx-eaxc-id-groups? -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-rx-eaxc-id-groups
20	+rw max-num-rx-eaxc-id-groups? -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-rx-eaxc-id-groups
28	rrw max-num-rx-eaxe-ids-per-group? -> /mcap.module-capaointy/ru-capaointies/eaxeid-grouping-capaointies/max-num-rx-eaxe-ids-per- group



1	+rw tx-eaxc-id-group* [representative-tx-eaxc-id]
2	+rw representative-tx-eaxc-id uint16
3	+rw member-tx-eaxc-id* uint16
4	+rw rx-eaxc-id-group* [representative-rx-eaxc-id]
5	+rw representative-rx-eaxc-id uint16
6	+rw member-rx-eaxc-id* uint16
7	
8	notifications:
9	+n tx-array-carriers-state-change
10	+ro tx-array-carriers* [name]
11	+ro name -> /user-plane-configuration/tx-array-carriers/name
12	+ro state? -> /user-plane-configuration/tx-array-carriers/state
13	+n rx-array-carriers-state-change
14	+ro rx-array-carriers* [name]
15	+ro name -> /user-plane-configuration/rx-array-carriers/name
16	+ro state? -> /user-plane-configuration/rx-array-carriers/state
17	
18	
19 /	A3.14.2 A.2. o-ran-uplane-conf-hub Module
20	module: o-ran-uplane-conf-hub
21	+rw eaxc-id-group-configuration {mcap:EAXC-ID-GROUP-SUPPORTED}?

+--rw max-num-tx-eaxc-id-groups? ->/mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-tx-eaxc-id-groups

| +--rw max-num-tx-eaxc-ids-per-group? ->/mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-tx-eaxc-ids-per-group

| +--rw max-num-rx-eaxc-id-groups? ->/mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-rx-eaxc-id-groups

| +--rw max-num-rx-eaxc-ids-per-group? -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-rx-eaxc-ids-per-group

| +--rw tx-eaxc-id-group* [representative-tx-eaxc-id]

| | +--rw representative-tx-eaxc-id uint16

000 y 1 y 11 W 202 1 O 1 1 1 1 1 1 1 1 1 1 1 0 1 0 . V .

Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ



1	+rw member-tx-eaxc-id* uint16
2	+rw rx-eaxc-id-group* [representative-rx-eaxc-id]
3	+rw representative-rx-eaxc-id uint16
4	+rw member-rx-eaxc-id* uint16
5	+rw user-plane-configuration
6	+rw low-level-tx-links* [name]
7	+rw name string
8	+rw processing-element -> /o-ran-pe:processing-elements/ru-elements/name
9	+rw low-level-tx-endpoint -> /user-plane-configuration/low-level-tx-endpoints/name
10	+rw low-level-rx-links* [name]
11	+rw name string
12	+rw processing-element -> /o-ran-pe:processing-elements/ru-elements/name
13	+rw low-level-rx-endpoint -> /user-plane-configuration/low-level-rx-endpoints/name
14	+rw user-plane-uplink-marking? -> /o-ran-pe:processing-elements/enhanced-uplane-mapping/uplane-mapping/up-marking-name
15	+ro endpoint-types* [id]
16	+ro id uint16
17	+ro supported-section-types* [section-type]
18	+ro section-type uint8
19	+ro supported-section-extensions* uint8
20	+ro supported-frame-structures* uint8
21	+ro managed-delay-support? enumeration
22	+ro multiple-numerology-supported? boolean
23	+ro max-numerology-change-duration? uint16
24	+ro max-control-sections-per-data-section? uint8
25	+ro max-sections-per-symbol? uint16
26	+ro max-sections-per-slot? uint16
27	+ro max-remasks-per-section-id? uint8



1	+ro max-beams-per-symbol? uint16
2	+ro max-beams-per-slot? uint16
3	+ro max-prb-per-symbol? uint16
4	+ro prb-capacity-allocation-granularity* uint16
5	+ro max-numerologies-per-symbol? uint16
6	+ro endpoint-capacity-sharing-groups* [id]
7	+ro id uint16
8	+ro max-control-sections-per-data-section? uint8
9	+ro max-sections-per-symbol? uint16
10	+ro max-sections-per-slot? uint16
11	+ro max-remasks-per-section-id? uint8
12	+ro max-beams-per-symbol? uint16
13	+ro max-beams-per-slot? uint16
14	+ro max-prb-per-symbol? uint16
15	+ro max-numerologies-per-symbol? uint16
16	+ro max-endpoints? uint16
17	+ro max-managed-delay-endpoints? uint16
18	+ro max-non-managed-delay-endpoints? uint16
19	+ro endpoint-prach-group* [id]
20	+ro id uint16
21	+ro supported-prach-preamble-formats* prach-preamble-format
22	+ro static-low-level-tx-endpoints* [name]
23	+ro name string
24	+ro restricted-interfaces* -> /if:interfaces/interface/name
25	+ro endpoint-type? ->//endpoint-types/id
26	+ro capacity-sharing-groups* ->//endpoint-capacity-sharing-groups/id
27	+ro static-low-level-rx-endpoints* [name]



1	+ro name string
2	+ro restricted-interfaces* -> /if:interfaces/interface/name
3	
	+ro endpoint-type? ->//endpoint-types/id
4	+ro capacity-sharing-groups* ->//endpoint-capacity-sharing-groups/id
5	+ro prach-group? ->//endpoint-prach-group/id
6	+rw low-level-tx-endpoints* [name]
7	+rw name ->/user-plane-configuration/static-low-level-tx-endpoints/name
8	+rw compression!
9	+rw iq-bitwidth? uint8
10	+rw compression-type enumeration
11	xrw bitwidth? uint8
12	+rw (compression-format)?
13	+:(no-compresison)
14	+:(block-floating-point)
15	+rw exponent? uint8
16	+:(block-floating-point-selective-re-sending)
17	+rw sres-exponent? uint8
18	+:(block-scaling)
19	+rw block-scalar? uint8
20	+:(u-law)
21	+rw comp-bit-width? uint8
22	+rw comp-shift? uint8
23	+:(beam-space-compression)
24	+rw active-beam-space-coeficient-mask* uint8
25	+rw block-scaler? uint8
26	+:(modulation-compression)
27	+rw csf? uint8



1	+rw mod-comp-scaler? uint16
2	+:(modulation-compression-selective-re-sending)
3	+rw sres-csf? uint8
4	+rw sres-mod-comp-scaler? uint16
5	+rw frame-structure? uint8
6	+rw cp-type? enumeration
7	+rw cp-length uint16
8	+rw cp-length-other uint16
9	+rw offset-to-absolute-frequency-center int32
10	+rw number-of-prb-per-scs* [scs]
11	+rw scs mcap:scs-config-type
12	+rw number-of-prb uint16
13	+rw e-axcid
14	+rw o-du-port-bitmask uint16
15	+rw band-sector-bitmask uint16
16	+rw ccid-bitmask uint16
17	+rw ru-port-bitmask uint16
18	+rw eaxc-id uint16
19	+rw downlink-radio-frame-offset uint32
20	+rw downlink-sfn-offset int16
21	+rw low-level-rx-endpoints* [name]
22	+rw name -> /user-plane-configuration/static-low-level-rx-endpoints/name
23	+rw compression
24	+rw iq-bitwidth? uint8
25	+rw compression-type enumeration
26	xrw bitwidth? uint8
27	+rw (compression-format)?



ORAN.WG7.IPC-HRD-Opt8.0-v03.00

1	+:(no-compresison)
2	+:(block-floating-point)
3	+rw exponent? uint8
4	+:(block-floating-point-selective-re-sending)
5	+rw sres-exponent? uint8
6	+:(block-scaling)
7	+rw block-scalar? uint8
8	+:(u-law)
9	+rw comp-bit-width? uint8
10	+rw comp-shift? uint8
11	+:(beam-space-compression)
12	+rw active-beam-space-coeficient-mask* uint8
13	+rw block-scaler? uint8
14	+:(modulation-compression)
15	$ +-rw \operatorname{csf}?$ uint8
16	+rw mod-comp-scaler? uint16
17	+:(modulation-compression-selective-re-sending)
18	+rw sres-csf? uint8
19	+rw sres-mod-comp-scaler? uint16
20	+rw frame-structure? uint8
21	+rw cp-type? enumeration
22	+rw cp-length uint16
23	+rw cp-length-other uint16
24	+rw offset-to-absolute-frequency-center int32
25	+rw number-of-prb-per-scs* [scs]
26	+rw scs mcap:scs-config-type
27	+rw number-of-prb uint16



1	+rw ul-fft-sampling-offsets* [scs]
2	+rw scs mcap:scs-config-type
3	+rw ul-fft-sampling-offset? uint16
4	+rw e-axcid
5	+rw o-du-port-bitmask uint16
6	+rw band-sector-bitmask uint16
7	+rw ccid-bitmask uint16
8	+rw ru-port-bitmask uint16
9	+rw eaxc-id uint16
10	+rw non-time-managed-delay-enabled? boolean
11	+rw downlink-radio-frame-offset uint32
12	+rw downlink-sfn-offset int16
13	+rw n-ta-offset uint32
14	+rw general-config
15	+rw regularization-factor-se-configured? boolean
16	+rw little-endian-byte-order? boolean

A3.14.3 A.3. o-ran-shared-cell-ecpri7-to-cpri8 Module

18	module: o-ran-shared-cell-ecpri7-to-cpri8
19	+rw shared-cell-cpri7-to-cpri8
20	+ro shared-cell-module-cap-ecpri7-to-cpri8
21	+ro max-number-node-copy-and-combine uint8
22	+ro max-number-eaxcid-copy uint8
23	+ro max-number-eaxcid-combine uint8
24	+ro compression-method-supported* [] {FHM-eCPRI7-to-CPRI8}?
25	+rw shared-cell-config
26	+rw (shared-cell-copy-combine-mode)?
27	+:(COMMON)



1	+rw shared-cell-copy-entities* [name]
2	+rw name string
3	+rw north-node-processing-element? -> /o-ran-pe:processing-elements/ru-elements/name
4	+rw south-node-processing-elements* -> /o-ran-pe:processing-elements/ru-elements/name
5	+rw shared-cell-copy-uplane-config {FHM}?
6	+rw tx-eaxc-id* [eaxc-id]
7	+rw eaxc-id uint16
8	+rw rx-eaxc-id* [eaxc-id]
9	+rw eaxc-id uint16
10	+rw downlink-radio-frame-offset uint32
11	+rw downlink-sfn-offset int16
12	+rw shared-cell-combine-entities* [name]
13	+rw name string
14	+rw north-node-processing-element? -> /o-ran-pe:processing-elements/ru-elements/name
15	+rw south-node-processing-elements* -> /o-ran-pe:processing-elements/ru-elements/name
16	+rw ta3-prime-max? uint32
17	+rw shared-cell-combine-uplane-config {FHM}?
18	+rw rx-eaxc-id* [eaxc-id]
19	+rw eaxc-id uint16
20	+rw comression-method
21	+rw iq-bitwidth? uint8
22	+rw compression-type enumeration
23	xrw bitwidth? uint8
24	+rw (compression-format)?
25	+:(no-compresison)
26	+:(block-floating-point)
27	+rw exponent? uint8



1	+:(block-floating-point-selective-re-sending)
2	+rw sres-exponent? uint8
3	+:(block-scaling)
4	+rw block-scalar? uint8
5	+:(u-law)
6	+rw comp-bit-width? uint8
7	+rw comp-shift? uint8
8	+:(beam-space-compression)
9	+rw active-beam-space-coeficient-mask* uint8
10	+rw block-scaler? uint8
11	+:(modulation-compression)
12	+rw csf? uint8
13	+rw mod-comp-scaler? uint16
14	+:(modulation-compression-selective-re-sending)
15	+rw sres-csf? uint8
16	+rw sres-mod-comp-scaler? uint16
17	+rw downlink-radio-frame-offset uint32
18	+rw downlink-sfn-offset int16
19	+rw n-ta-offset uint32
20	+rw number-of-prb uint16
21	+:(SELECTIVE)
22	
23	augment /sc:shared-cell/sc:shared-cell-config/sc:shared-cell-copy-combine-mode:
24	+:(eCPRI7-to-CPRI8)
25	+rw shared-cell-copy-entities-ecpri7-to-cpri8* [name]
26	+rw name string
27	+rw low-level-tx-endpoint? -> /uc-hub:user-plane-configuration/low-level-tx-endpoints/name

Copyright © 2021 O-RAN ALLIANCE e.V.



1	+rw south-node-processing-elements-cpri* -> /o-ran-pe:processing-elements/ru-elements/name
2	+rw shared-cell-combine-entities-ecpri7-to-cpri8* [name]
3	+rw name string
4	+rw low-level-rx-endpoint? -> /uc-hub:user-plane-configuration/low-level-tx-endpoints/name
5	+rw south-node-processing-elements-cpri* -> /o-ran-pe:processing-elements/ru-elements/name

6 A3.14.4 A.4 o-ran-interfaces-cpri Module

7	module: o-ran-interfaces-cpri
8	+ro cpri-status
9	+ro cpri-startup-status
10	+ro cpri-startup-state? enumeration
11	+ro cpri-link-status
12	+ro cpri-link-state? enumeration
13	
14	augment /if:interfaces/if:interface:
15	+rw cpri-interface
16	+rw mac-address? yang:mac-address
17	+rw port-reference
18	+rw port-name? -> /hw:hardware/component/name
19	+rw port-number? uint8
20	+rw cpri-config {CPRI-INTERFACE}?
21	+rw port-mode? enumeration {CPRI-INTERFACE}?
22	+rw cpri-version? string
23	+rw line-bit-rate? decimal64
24	+rw ethernet-pointer? uint8
25	+rw samplewidth? uint8
26	+rw linecoding? enumeration
27	+ro ber-counts? string
	00000000000000000000000000000000000000



1	
2	rpcs:
3	+x reset-interface-counters
4	
5	notifications:
6	+n cpri-startup-state-change
7	+ro cpri-startup-state? -> /cpri-status/cpri-startup-status/cpri-startup-state
8	+n cpri-link-state-change
9	+ro cpri-link-state? -> /cpri-status/cpri-link-status/cpri-link-state

```
10
```

A3.14.5 A.5 o-ran-processing-element-cpri Module 11

12	module: o-ran-processing-element-cpri
13	augment /o-ran-pe:processing-elements/o-ran-pe:ru-elements/o-ran-pe:transport-flow:
14	+rw cpri-flow
15	+rw compression-flag? boolean
16	+rw iq-start-bit? uint16
17	+rw iq-end-bit? uint16
18	+rw inband-compression-start-bit? uint16
19 20	+rw inband-compression-end-bit? uint16 +rw agc-start-bit? uint16
20	+rw agc-start-bit? uint16 +rw agc-end-bit? uint16
21	

A3.14.6 A.6 o-ran-delay-management-ru-cpri Module 23

24	module: o-ran-delay-management-ru-cpri	
25	+r ru-delay-profile	
26	+r ru-delay-profile-list-radio-related	
-	Copyright © 2021 O-RAN ALLIANCE e.V.	177

Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ



1	+ru-delay-profile-common
2	+rw ru-delay-config-cpri-link-related
3	+rw ru-delay-config-data-flow-related
4	A3.14.7 A.7. o-ran-system-time Module
5	module: o-ran-system-time
5 6	module: o-ran-system-time +rw system-time
5 6 7	

9 A3.14.8 A.8. o-ran-sync-cpri Module

10	
10	module: o-ran-sync-cpri
11	+rw sync-status
12	+rw reporting-period? uint32
13	+ro sync-state? enumeration
14	+ro error-message? string
15	+ro source-port-number? -> if:interfaces/interface/o-ran-int-cpri:cpri-interface/port-reference/port-number
16	
17	notifications:
18	+n cpri-state-change
19	+ro cpri-sync-state? ->/sync-status/sync-state
20	
21	
22	



1

Annex ZZZ O-RAN Adopter License Agreement

BY DOWNLOADING, USING OR OTHERWISE ACCESSING ANY O-RAN SPECIFICATION, ADOPTERAGREES TO THE TERMS OF THIS AGREEMENT.

4 This O-RAN Adopter License Agreement (the "Agreement") is made by and between the O-RAN Alliance and the 5 entity that downloads, uses or otherwise accesses any O-RAN Specification, including its Affiliates (the "Adopter").

6 This is a license agreement for entities who wish to adopt any O-RAN Specification.

7 Section 1: DEFINITIONS

8 1.1 "Affiliate" means an entity that directly or indirectly controls, is controlled by, or is under common control with
 9 another entity, so long as such control exists. For the purpose of this Section, "Control" means beneficial ownership of
 10 fifty (50%) percent or more of the voting stock or equity in an entity.

1.2 "Compliant Implementation" means any system, device, method or operation (whether implemented in hardware,software or combinations thereof) that fully conforms to a Final Specification.

1.3 "Adopter(s)" means all entities, who are not Members, Contributors or Academic Contributors, including their
 Affiliates, who wish to download, use or otherwise access O-RAN Specifications.

1.4 "Minor Update" means an update or revision to an O-RAN Specification published by O-RAN Alliance that does
 not add any significant new features or functionality and remains interoperable with the prior version of an O-RAN
 Specification. The term "O-RAN Specifications" includes Minor Updates.

18 1.5 "Necessary Claims" means those claims of all present and future patents and patent applications, other than design 19 patents and design registrations, throughout the world, which (i) are owned or otherwise licensable by a Member, 20 Contributor or Academic Contributor during the term of its Member, Contributor or Academic Contributorship; (ii) 21 such Member, Contributor or Academic Contributor has the right to grant a license without the payment of 22 consideration to a third party; and (iii) are necessarily infringed by a Compliant Implementation (without considering 23 any Contributions not included in the Final Specification). A claim is necessarily infringed only when it is not possible on technical (but not commercial) grounds, taking into account normal technical practice and the state of the art 24 generally available at the date any Final Specification was published by the O-RAN Alliance or the date the patent 25 26 claim first came into existence, whichever last occurred, to make, sell, lease, otherwise dispose of, repair, use or operate 27 a Compliant Implementation without infringing that claim. For the avoidance of doubt in exceptional cases where a 28 Final Specification can only be implemented by technical solutions, all of which infringe patent claims, all such patent claims shall be considered Necessary Claims. 29

1.6 "Defensive Suspension" means for the purposes of any license grant pursuant to Section 3, Member, Contributor,
 Academic Contributor, Adopter, or any of their Affiliates, may have the discretion to include in their license a term
 allowing the licensor to suspend the license against a licensee who brings a patent infringement suit against the
 licensing Member, Contributor, Academic Contributor, Adopter, or any of their Affiliates.



1 Section 2: COPYRIGHT LICENSE

2.1 Subject to the terms and conditions of this Agreement, O-RAN Alliance hereby grants to Adopter a nonexclusive,
 nontransferable, irrevocable, non-sublicensable, worldwide copyright license to obtain, use and modify O-RAN
 Specifications, but not to further distribute such O-RAN Specification in any modified or unmodified way, solely in
 furtherance of implementations of an O-RAN

- 6 Specification.
- 2.2 Adopter shall not use O-RAN Specifications except as expressly set forth in this Agreement or in a separate written
 agreement with O-RAN Alliance.

9 Section 3: FRAND LICENSE

10 3.1 Members, Contributors and Academic Contributors and their Affiliates are prepared to grant based on a separate 11 Patent License Agreement to each Adopter under Fair Reasonable And Non- Discriminatory (FRAND) terms and 12 conditions with or without compensation (royalties) a nonexclusive, non-transferable, irrevocable (but subject to 13 Defensive Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made, 14 use, import, offer to sell, lease, sell and otherwise distribute Compliant Implementations; provided, however, that such 15 license shall not extend: (a) to any part or function of a product in which a Compliant Implementation is incorporated 16 that is not itself part of the Compliant Implementation; or (b) to any Adopter if that Adopter is not making a reciprocal grant to Members, Contributors and Academic Contributors, as set forth in Section 3.3. For the avoidance of doubt, the 17 18 foregoing licensing commitment includes the distribution by the Adopter's distributors and the use by the Adopter's 19 customers of such licensed Compliant Implementations.

3.2 Notwithstanding the above, if any Member, Contributor or Academic Contributor, Adopter or their Affiliates has
reserved the right to charge a FRAND royalty or other fee for its license of Necessary Claims to Adopter, then Adopter
is entitled to charge a FRAND royalty or other fee to such Member, Contributor or Academic Contributor, Adopter and
its Affiliates for its license of Necessary Claims to its licensees.

24 3.3 Adopter, on behalf of itself and its Affiliates, shall be prepared to grant based on a separate Patent License 25 Agreement to each Members, Contributors, Academic Contributors, Adopters and their Affiliates under Fair 26 Reasonable And Non-Discriminatory (FRAND) terms and conditions with or without compensation (royalties) a 27 nonexclusive, non-transferable, irrevocable (but subject to Defensive Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made, use, import, offer to sell, lease, sell and otherwise distribute 28 29 Compliant Implementations; provided, however, that such license will not extend: (a) to any part or function of a 30 product in which a Compliant Implementation is incorporated that is not itself part of the Compliant Implementation; or 31 (b) to any Members, Contributors, Academic Contributors, Adopters and their Affiliates that is not making a reciprocal 32 grant to Adopter, as set forth in Section 3.1. For the avoidance of doubt, the foregoing licensing commitment includes 33 the distribution by the Members', Contributors', Academic Contributors', Adopters' and their Affiliates' distributors 34 and the use by the Members', Contributors', Academic Contributors', Adopters' and their Affiliates' customers of such 35 licensed Compliant Implementations.



Section 4: TERM AND TERMINATION

2 4.1 This Agreement shall remain in force, unless early terminated according to this Section 4.

4.2 O-RAN Alliance on behalf of its Members, Contributors and Academic Contributors may terminate this Agreement
 if Adopter materially breaches this Agreement and does not cure or is not capable of curing such breach within thirty
 (30) days after being given notice specifying the breach.

4.3 Sections 1, 3, 5 - 11 of this Agreement shall survive any termination of this Agreement. Under surviving Section 3,
after termination of this Agreement, Adopter will continue to grant licenses (a) to entities who become Adopters after
the date of termination; and (b) for future versions of ORAN Specifications that are backwards compatible with the
version that was current as of the date of termination.

¹⁰ Section 5: CONFIDENTIALITY

11 Adopter will use the same care and discretion to avoid disclosure, publication, and dissemination of O-RAN 12 Specifications to third parties, as Adopter employs with its own confidential information, but no less than reasonable 13 care. Any disclosure by Adopter to its Affiliates, contractors and consultants should be subject to an obligation of 14 confidentiality at least as restrictive as those contained in this Section. The foregoing obligation shall not apply to any 15 information which is: (1) rightfully known by Adopter without any limitation on use or disclosure prior to disclosure; (2) publicly available through no fault of Adopter; (3) rightfully received without a duty of confidentiality; (4) disclosed 16 by O-RAN Alliance or a Member, Contributor or Academic Contributor to a third party without a duty of 17 confidentiality on such third party; (5) independently developed by Adopter; (6) disclosed pursuant to the order of a 18 19 court or other authorized governmental body, or as required by law, provided that Adopter provides reasonable prior 20 written notice to O-RAN Alliance, and cooperates with O-RAN Alliance and/or the applicable Member, Contributor or 21 Academic Contributor to have the opportunity to oppose any such order; or (7) disclosed by Adopter with O-RAN 22 Alliance's prior written approval.

23 Section 6: INDEMNIFICATION

Adopter shall indemnify, defend, and hold harmless the O-RAN Alliance, its Members, Contributors or Academic Contributors, and their employees, and agents and their respective successors, heirs and assigns (the "Indemnitees"), against any liability, damage, loss, or expense (including reasonable attorneys' fees and expenses) incurred by or imposed upon any of the Indemnitees in connection with any claims, suits, investigations, actions, demands or judgments arising out of Adopter's use of the licensed O-RAN Specifications or Adopter's commercialization of products that comply with O-RAN Specifications.

30 Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY

EXCEPT FOR BREACH OF CONFIDENTIALITY, ADOPTER'S BREACH OF SECTION 3, AND ADOPTER'S
 INDEMNIFICATION OBLIGATIONS, IN NO EVENT SHALL ANY PARTY BE LIABLE TO ANY OTHER



PARTY OR THIRD PARTY FOR ANY INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE OR CONSEQUENTIAL 1 2 DAMAGES RESULTING FROM ITS PERFORMANCE OR NON-PERFORMANCE UNDER THIS AGREEMENT, 3 IN EACH CASE WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, AND WHETHER OR 4 NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. O-RAN 5 SPECIFICATIONS ARE PROVIDED "AS IS" WITH NO WARRANTIES OR CONDITIONS WHATSOEVER, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. THE O-RAN ALLIANCE AND THE 6 7 MEMBERS, CONTRIBUTORS OR ACADEMIC CONTRIBUTORS EXPRESSLY DISCLAIM ANY WARRANTY OR CONDITION OF MERCHANTABILITY, SECURITY, SATISFACTORY QUALITY, NONINFRINGEMENT, 8 FITNESS FOR ANY PARTICULAR PURPOSE, ERROR-FREE OPERATION, OR ANY WARRANTY OR 9 CONDITION FOR O-RAN SPECIFICATIONS. 10

11 Section 8: ASSIGNMENT

Adopter may not assign the Agreement or any of its rights or obligations under this Agreement or make any grants or other sublicenses to this Agreement, except as expressly authorized hereunder, without having first received the prior, written consent of the O-RAN Alliance, which consent may be withheld in O-RAN Alliance's sole discretion. O-RAN Alliance may freely assign this Agreement.

¹⁶ Section 9: THIRD-PARTY BENEFICIARY RIGHTS

Adopter acknowledges and agrees that Members, Contributors and Academic Contributors (including future Members,
 Contributors and Academic Contributors) are entitled to rights as a third-party beneficiary under this Agreement,
 including as licensees under Section 3.

20 Section 10: BINDING ON AFFILIATES

Execution of this Agreement by Adopter in its capacity as a legal entity or association constitutes that legal entity's or association's agreement that its Affiliates are likewise bound to the obligations that are applicable to Adopter hereunder and are also entitled to the benefits of the rights of Adopter hereunder.

24 Section 11: GENERAL

- 25 This Agreement is governed by the laws of Germany without regard to its conflict or choice of law provisions.
- This Agreement constitutes the entire agreement between the parties as to its express subject matter and expressly supersedes and replaces any prior or contemporaneous agreements between the parties, whether written or oral, relating to the subject matter of this Agreement.
- Adopter, on behalf of itself and its Affiliates, agrees to comply at all times with all applicable laws, rules and regulations with respect to its and its Affiliates' performance under this Agreement, including without limitation, export control and antitrust laws. Without limiting the generality of the foregoing, Adopter acknowledges that this Agreement prohibits any communication that would violate the antitrust laws.



By execution hereof, no form of any partnership, joint venture or other special relationship is created between Adopter, or O-RAN Alliance or its Members, Contributors or Academic Contributors. Except as expressly set forth in this Agreement, no party is authorized to make any commitment on behalf of Adopter, or O-RAN Alliance or its Members,

4 Contributors or Academic Contributors.

5 In the event that any provision of this Agreement conflicts with governing law or if any provision is held to be null, 6 void or otherwise ineffective or invalid by a court of competent jurisdiction, (i) such provisions will be deemed stricken 7 from the contract, and (ii) the remaining terms, provisions, covenants and restrictions of this Agreement will remain in 8 full force and effect.

9

1

2

3